-
公开(公告)号：US20250089484A1
公开(公告)日：2025-03-13
申请号：US18249189
申请日：2022-02-25
Applicant: BOE Technology Group Co., Ltd.
Inventor： Jinxiang XUE , Zhongyuan SUN , Lu WANG , Fang LIU , Teng QI , Guangcai YUAN , Che AN , Jingkai NI , Wenqi LIU
IPC: H10K59/131 , H10K59/12 , H10K102/00
Abstract: The disclosure provides a display panel, a manufacturing method thereof, and a display device, which belong to the field of display technology. The display panel includes a plurality of display islands (SPXL) and a plurality of deformable bridging units (SBRI); the plurality of display islands (SPXL) are separated from each other; and two adjacent display islands (SPXL) are connected by the bridging units (SBRI); the display island (SPXL) has at least one display unit (Upxl); and the bridging unit (SBRI) has an external signal wiring electrically connected to the display unit (Upxl).
-
公开(公告)号：US20210013293A1
公开(公告)日：2021-01-14
申请号：US17032110
申请日：2020-09-25
Inventor： Xueguang HAO , Fang LIU , Bo ZHANG
Abstract: The disclosure relates to a display panel and a display apparatus. The display panel comprises: a substrate comprising a substrate display region corresponding to a display panel display region and a substrate non-display region corresponding to a display panel non-display region; a non-display region circuit located at the substrate non-display region; and a packaging layer located on the non-display region circuit and having at least a partial overlap area with the non-display region circuit, wherein the non-display region circuit comprises: a first conductive pattern; at least one buffer layer located at a side of the first conductive pattern close to the substrate; at least one gate insulating layer configured to electrically insulate the first conductive pattern and other conductive patterns; and at least one interlayer insulating layer located at a side of the first conductive pattern away from the substrate.
-
公开(公告)号：US20240212624A1
公开(公告)日：2024-06-27
申请号：US17916049
申请日：2021-11-29
Applicant: BOE Technology Group Co., Ltd.
Inventor： Lirong WANG , Fei YANG , Jingbo XU , Fang LIU
IPC: G09G3/3266 , G09G3/3275
CPC classification number: G09G3/3266 , G09G3/3275 , G09G2310/08 , G09G2330/021
Abstract: Provided is a display apparatus including a display panel, a timing controller, a source driver and a gate driver. The display apparatus is divided into a first region and a second region along a centerline. The timing controller includes a first timing connector and a second timing connector, which are located in the same region with the gate driver, and the first timing connector is located on a side of the second timing connector close to the gate driver. The first timing connector is configured to transmit a first signal, which includes a first power supply signal configured to supply power to the gate driver and a first control signal configured to control the gate driver to output a scan signal. The second timing connector is configured to transmit a second signal, which includes a second control signal configured to control the source driver to output a data signal.
-
公开(公告)号：US20250072233A1
公开(公告)日：2025-02-27
申请号：US18246658
申请日：2022-04-29
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor： Jinxiang XUE , Fang LIU , Zhongyuan SUN , Wenqi LIU , Jingkai NI , Che AN , Lu WANG , Guangcai YUAN
IPC: H10K59/131 , H10K59/12
Abstract: The present disclosure provides a display substrate, a manufacturing method thereof and a display device. The display substrate includes a base substrate, including a hollowed-out region, an island and a connection bridge; a plurality of display units; and a source/drain metal pattern, including patterns of a plurality of signal lines. On the island, a plurality of inorganic film layers is arranged between the base substrate and the source/drain metal pattern, and the plurality of inorganic film layers includes a first inorganic film layer arranged at a side furthest away from the base substrate. On the connection bridge, at least one first organic film layer is arranged between the base substrate and the source/drain metal pattern.
-
公开(公告)号：US20230397479A1
公开(公告)日：2023-12-07
申请号：US18034078
申请日：2020-12-22
Applicant: BOE Technology Group Co., Ltd.
Inventor： Jinxiang XUE , Zhongyuan SUN , Wenqi LIU , Jingkai NI , Che AN , Fang LIU
IPC: H10K77/10 , H10K59/131
CPC classification number: H10K77/111 , H10K59/131
Abstract: The present application provides a display substrate and a display device. The display substrate comprises: a base substrate, wherein the base substrate has stretching areas and a plurality of display areas, the plurality of display areas are spaced apart from each other by the stretching areas, the stretching area has first connection units connecting two adjacent display areas and a hollow part jointly defined by a plurality of the first connection units; and light emitting elements, wherein the light-emitting elements are arranged on one side of the base substrate, and the stretching areas and the display areas both have the light-emitting elements.
-
Patent Agency Ranking
公开(公告)号：US20190281683A1
公开(公告)日：2019-09-12
申请号：US16066785
申请日：2017-11-29
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor： Fang LIU , Hanyan SUN
Abstract: A light source and a lighting device are provided. The light source includes a light emitting element configured to emit light and a light transmittance adjustment layer located on a light emitting surface of the light emitting element, and light transmittance of the light transmittance adjustment layer is adjustable.
-
公开(公告)号：US20160247821A1
公开(公告)日：2016-08-25
申请号：US14388182
申请日：2013-10-31
IPC: H01L27/12
CPC classification number: H01L27/124 , G02F1/136286 , G02F1/1368 , G02F2001/134372 , H01L27/1222 , H01L27/1288 , H01L29/78642
Abstract: An array substrate including: a base substrate and a thin film transistor unit provided on the base substrate; the thin film transistor unit comprises: a first gate electrode provided on the base substrate, a gate insulating layer provided on the first gate electrode, a source electrode disposed in a same layer as the first gate electrode, an active layer provided on the source electrode, a drain electrode provided on the active layer, and the gate insulating layer disposed between the first gate electrode and the source electrode. This array substrate reduces a channel length of a conducting channel of the thin film transistor unit, and meanwhile increases an aperture ratio of a pixel.
Abstract translation: 一种阵列基板，包括：基底基板和设置在基底基板上的薄膜晶体管单元; 所述薄膜晶体管单元包括：设置在所述基底基板上的第一栅极电极，设置在所述第一栅电极上的栅极绝缘层，与所述第一栅电极设置在同一层中的源电极，设置在所述源极上的有源层 设置在有源层上的漏电极，以及设置在第一栅电极和源电极之间的栅极绝缘层。 该阵列基板减小了薄膜晶体管单元的导电沟道的沟道长度，同时增加了像素的开口率。
-
公开(公告)号：US20240341135A1
公开(公告)日：2024-10-10
申请号：US18252643
申请日：2022-04-20
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor： Zhongyuan SUN , Jinxiang XUE , Wenqi LIU , Jingkai NI , Che AN , Weijie WANG , Fengjie ZHANG , Guangcai YUAN , Fang LIU
IPC: H10K59/131 , H10K59/124
CPC classification number: H10K59/131 , H10K59/124
Abstract: A display panel includes: a plurality of first strip-shaped circuit boards extending in a first direction, a plurality of second strip-shaped circuit boards extending in the second direction, a plurality of pixel units, a plurality of first braided lines and a plurality of second braided lines. The plurality of second strip-shaped circuit boards and the plurality of first strip-shaped circuit boards are arranged in a cross way. A pixel unit is located at an intersection position between a second strip-shaped circuit board and a first strip-shaped circuit board, and is electrically connected to both the first strip-shaped circuit board and the second strip-shaped circuit board that cross at the intersection position. The plurality of first braided lines and the plurality of second braided lines are connected with the plurality of first strip-shaped circuit boards and the plurality of second strip-shaped circuit boards in a braiding way.
-
公开(公告)号：US20240306447A1
公开(公告)日：2024-09-12
申请号：US18245142
申请日：2022-04-18
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
Inventor： Jinxiang XUE , Zhongyuan SUN , Wenqi LIU , Che AN , Jingkai NI , Fang LIU , Lu WANG
IPC: H10K59/131 , H10K59/12 , H10K59/121
CPC classification number: H10K59/131 , H10K59/1201 , H10K59/1213
Abstract: A display substrate includes: a base substrate including a plurality of islands, a plurality of connection bridges, a plurality of display units each including a first electrode, a second electrode and an electroluminescent layer and an electrical connection unit including a plurality of signal lines arranged on the connection bridges. At least one annular electrode is further arranged on each island. The annular electrode includes a first region and a second region. A line width of the annular electrode in the first region is larger than a line width the annular electrode in the second region, or the second region is a hollowed-out region.
-
10.发明申请OXIDE THIN FILM TRANSISTOR, ARRAY SUBSTRATE, METHODS OF MANUFACTURING THE SAME AND DISPLAY DEVICE 有权氧化物薄膜晶体管，阵列基板，其制造方法和显示装置公开(公告)号：US20160035894A1
公开(公告)日：2016-02-04
申请号：US14535772
申请日：2014-11-07
Applicant: BOE TECHNOLOGY GROUP CO., LTD.
IPC: H01L29/786 , H01L27/12 , H01L21/02 , H01L29/66 , H01L29/24
CPC classification number: H01L29/7869 , H01L21/02118 , H01L27/1225 , H01L27/1248 , H01L29/24 , H01L29/66969 , H01L29/78633
Abstract: An oxide thin film transistor, an array substrate, methods of manufacturing the same and a display device are disclosed. The oxide thin film transistor includes: a base substrate; and a gate electrode, a gate insulating layer, an oxide active layer, drain/source electrodes sequentially disposed on the base substrate. The oxide TFT transistor further includes an ultraviolet barrier layer disposed on the oxide active layer, the ultraviolet barrier layer is made of a resin material contains an ultraviolet absorbent. The stability of the oxide TFT is enhanced by disposing the ultraviolet barrier layer over the oxide active layer of the oxide TFT, since the ultraviolet barrier layer blocks the impact of UV light on the oxide TFT.
Abstract translation: 公开了氧化物薄膜晶体管，阵列基板，其制造方法和显示装置。 氧化物薄膜晶体管包括：基底; 栅极电极，栅极绝缘层，氧化物活性层，顺序地设置在基底基板上的漏极/源极电极。 氧化物TFT晶体管还包括设置在氧化物活性层上的紫外线阻挡层，紫外线阻挡层由含有紫外线吸收剂的树脂材料制成。 由于紫外线阻挡层阻挡紫外光对氧化物TFT的影响，因此通过在氧化物TFT的氧化物活性层上设置紫外线阻挡层来提高氧化物TFT的稳定性。
-
-
-
-
-
-
-
-
-
Search Results
13
records
(took 0.015 seconds)
