- 专利标题: Graphics processor operation scheduling for deterministic latency
-
申请号: US17428216申请日: 2020-03-14
-
公开(公告)号: US12079155B2公开(公告)日: 2024-09-03
- 发明人: Joydeep Ray , Selvakumar Panneer , Saurabh Tangri , Ben Ashbaugh , Scott Janus , Abhishek Appu , Varghese George , Ravishankar Iyer , Nilesh Jain , Pattabhiraman K , Altug Koker , Mike MacPherson , Josh Mastronarde , Elmoustapha Ould-Ahmed-Vall , Jayakrishna P. S , Eric Samson
- 申请人: Intel Corporation
- 申请人地址: US CA Santa Clara
- 专利权人: Intel Corporation
- 当前专利权人: Intel Corporation
- 当前专利权人地址: US CA Santa Clara
- 代理机构: Jaffery Watson Mendonsa Hamilton LLP
- 国际申请: PCT/US2020/022839 2020.03.14
- 国际公布: WO2020/190801A 2020.09.24
- 进入国家日期: 2021-08-03
- 主分类号: G06F15/78
- IPC分类号: G06F15/78 ; G06F7/544 ; G06F7/575 ; G06F7/58 ; G06F9/30 ; G06F9/38 ; G06F9/50 ; G06F12/02 ; G06F12/06 ; G06F12/0802 ; G06F12/0804 ; G06F12/0811 ; G06F12/0862 ; G06F12/0866 ; G06F12/0871 ; G06F12/0875 ; G06F12/0882 ; G06F12/0888 ; G06F12/0891 ; G06F12/0893 ; G06F12/0895 ; G06F12/0897 ; G06F12/1009 ; G06F12/128 ; G06F15/80 ; G06F17/16 ; G06F17/18 ; G06T1/20 ; G06T1/60 ; H03M7/46 ; G06N3/08 ; G06T15/06
摘要:
Embodiments described herein include software, firmware, and hardware that provides techniques to enable deterministic scheduling across multiple general-purpose graphics processing units. One embodiment provides a multi-GPU architecture with uniform latency. One embodiment provides techniques to distribute memory output based on memory chip thermals. One embodiment provides techniques to enable thermally aware workload scheduling. One embodiment provides techniques to enable end to end contracts for workload scheduling on multiple GPUs.
公开/授权文献
信息查询