知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

20 records (took 0.012 seconds)

    Low power loss of lock detector
    1.
    发明授权
    Low power loss of lock detector 有权
    锁定检测器功耗低

    公开(公告)号：US09503104B2

    公开(公告)日：2016-11-22

    申请号：US14735757

    申请日：2015-06-10

    Applicant: Texas Instruments Incorporated

    Inventor： Mustafa Ulvi Erdogan ,  Sridhar Ramaswamy ,  Bhavesh G. Bhakta

    IPC: H03L7/095 ,  H03L7/089 ,  H03L7/087 ,  H04L7/04 ,  H03L7/08 ,  H04L7/033

    CPC classification number: H03L7/095 ,  H03L7/0807 ,  H03L7/087 ,  H03L7/089 ,  H04L7/033 ,  H04L7/04

    Abstract: A loss of lock detector that includes a logic gate, a voltage-to-current converter coupled to the logic gate, a capacitor coupled to the converter, and a comparator coupled to the capacitor. The logic gate is configured to receive a first error signal and a second error signal from a phase detector, perform an AND function of the first and second error signals, and generate a gate output signal. The converter is configured to receive the gate output signal and generate a stream of current pulses representative of the gate output signal. The capacitor is configured to receive the stream of current pulses and generate a DC signal representative of the stream of current pulses. The comparator is configured to compare the DC signal to a reference signal and output a lock signal.

    Abstract translation: 锁定检测器的丢失包括逻辑门，耦合到逻辑门的电压 - 电流转换器，耦合到转换器的电容器和耦合到电容器的比较器。 逻辑门被配置为从相位检测器接收第一误差信号和第二误差信号，执行第一和第二误差信号的与功能，并产生栅极输出信号。 转换器被配置为接收栅极输出信号并产生代表栅极输出信号的电流脉冲流。 电容器被配置为接收电流脉冲流并产生代表电流脉冲流的DC信号。 比较器被配置为将DC信号与参考信号进行比较并输出锁定信号。

    Low Power Embedded USB2 (eUSB2) Repeater
    3.
    发明申请
    Low Power Embedded USB2 (eUSB2) Repeater 有权

    公开(公告)号：US20220206983A1

    公开(公告)日：2022-06-30

    申请号：US17502418

    申请日：2021-10-15

    Applicant: Texas Instruments Incorporated

    Inventor： Mustafa Ulvi Erdogan ,  Bharath Kumar Singareddy ,  Suzanne Mary Vining ,  Srijan Rastogi ,  Sirish Oruganti ,  Douglas Edward Wente

    IPC: G06F13/40 ,  G06F13/42

    Abstract: A method of operating an embedded universal serial bus (eUSB) repeater includes holding an eUSB receiver and a USB transmitter in active states and holding a USB receiver and an eUSB transmitter in standby states. The method includes receiving by the eUSB receiver a token packet indicative of transmission of a first downstream packet, and transitioning the USB receiver and the eUSB transmitter from the standby states to the active states responsive to the token packet. The method includes transmitting the token packet by the USB transmitter. The method includes receiving by the eUSB receiver a downstream packet or receiving by the USB receiver an upstream packet within a first timeout period after receiving the token packet, and transmitting the downstream packet by the USB transmitter or transmitting the upstream packet by the eUSB transmitter.

    Phase detector and retimer for clock and data recovery circuits
    6.
    发明授权
    Phase detector and retimer for clock and data recovery circuits 有权
    时钟和数据恢复电路的相位检测器和重定时器

    公开(公告)号：US09520989B2

    公开(公告)日：2016-12-13

    申请号：US14810087

    申请日：2015-07-27

    Applicant: TEXAS INSTRUMENTS INCORPORATED

    Inventor： Mustafa Ulvi Erdogan ,  Sridhar Ramaswamy

    IPC: H03L7/00 ,  H04L7/033 ,  H04L25/00 ,  H03L7/081

    CPC classification number: H04L7/033 ,  H03L7/0816 ,  H04L7/0337 ,  H04L25/00

    Abstract: A phase detector and retimer circuit that includes a retimer circuit, a phase shift circuit coupled to the retimer circuit, and an error signal generation circuit coupled to the retimer circuit and the phase shift circuit. The retimer circuit is configured to receive a data signal and generate a first retimed data signal based on a first phase of a clock signal and a second retimed data signal based on a second phase of the clock signal. The phase shift circuit is configured to receive the data signal and phase shift the data signal to generate first, second, third, and fourth phase shifted data signals. The error signal generation circuit is configured to generate a first error signal and a second error signal based on the first and second retimed data signals and the first, second, third, and fourth phase shifted data signals.

    Abstract translation: 包括重定时器电路，耦合到重定时器电路的相移电路和耦合到重定时器电路和相移电路的误差信号产生电路的相位检测器和重新定时器电路。 重新定时器电路被配置为接收数据信号，并且基于时钟信号的第一相位和基于时钟信号的第二相位的第二重定时数据信号来生成第一重新定时数据信号。 相移电路被配置为接收数据信号并且相移数据信号以产生第一，第二，第三和第四相移数据信号。 误差信号生成电路被配置为基于第一和第二重定时数据信号以及第一，第二，第三和第四相移数据信号产生第一误差信号和第二误差信号。

    Fast acquisition frequency detector
    10.
    发明授权
    Fast acquisition frequency detector 有权
    快速采集频率检测器

    公开(公告)号：US09344097B2

    公开(公告)日：2016-05-17

    申请号：US14726753

    申请日：2015-06-01

    Applicant: TEXAS INSTRUMENTS INCORPORATED

    Inventor： Mustafa Ulvi Erdogan ,  Sridhar Ramaswamy

    IPC: H04L7/033 ,  H03L7/08 ,  H03L7/087

    CPC classification number: H03L7/0807 ,  H03L7/087 ,  H03L7/089 ,  H04L7/0004 ,  H04L7/033 ,  H04L7/0331

    Abstract: A phase-frequency detector (PFD) circuit that includes a binary phase detector and a ternary phase detector coupled to the binary phase detector. The binary phase detector is configured to, based on the PFD circuit being in a frequency acquisition state, compare a clock signal with a data signal and output up and down signals based on the comparison. The binary phase detector is also configured to be disabled based on the PFD circuit being in a frequency locked state. The ternary phase detector is configured to compare the clock signal with the data signal and output up, down, and hold signals based on the comparison.

    Abstract translation: 相位频率检测器（PFD）电路，包括二进制相位检测器和耦合到二进制相位检测器的三相检测器。 二值相位检测器被配置为基于PFD电路处于频率获取状态，将时钟信号与数据信号进行比较，并根据比较输出上下信号。 二进制相位检测器也被配置为基于PFD电路处于锁频状态而被禁用。 三元相位检测器被配置为将时钟信号与数据信号进行比较，并根据比较输出上，下和保持信号。

Patent Agency Ranking