Driver System for Reducing Common Mode Noise Due to Mismatches in Differential Signal Path

    公开(公告)号:US20240030900A1

    公开(公告)日:2024-01-25

    申请号:US17872841

    申请日:2022-07-25

    IPC分类号: H03K3/01 H03F3/45

    CPC分类号: H03K3/01 H03F3/45475

    摘要: A driver system includes a non-inverting system input, an inverting system input, a non-inverting system output and an inverting system output. The driver system includes a line driver which includes a non-inverting driver input coupled to the non-inverting system input and includes an inverting driver input coupled to the inverting system input. The line driver includes an inverting driver output and a non-inverting driver output. The driver system includes a first termination resistor coupled between the non-inverting driver output and the non-inverting system output and includes a second termination resistor coupled between the inverting driver output and the inverting system output. The driver system includes a first amplifier stage coupled to the line driver and includes a second amplifier stage coupled to the line driver.

    Molecular clock calibration
    4.
    发明授权

    公开(公告)号:US11342928B1

    公开(公告)日:2022-05-24

    申请号:US17460575

    申请日:2021-08-30

    摘要: A method, providing an oscillator output signal to reference inputs of a PLL and an output clock circuit; providing a first divisor value to a control input of the PLL to regulate a closed loop that includes a physics cell, a receiver, and the PLL; providing a second divisor value to a control input of the output clock circuit to control an output frequency of an output clock signal; shifting the first divisor value in a first direction to cause a perturbation in the closed loop; shifting the second divisor value in an opposite second direction to counteract a response of the closed loop to the perturbation and to regulate the output frequency of the output clock signal; and based on the receiver output signal, analyzing the response of the closed loop to the perturbation.

    High Linearity Phase Interpolator

    公开(公告)号:US20210044300A1

    公开(公告)日:2021-02-11

    申请号:US17080879

    申请日:2020-10-27

    IPC分类号: H03L7/16 H03K23/00

    摘要: A high linearity phase interpolator (PI) is disclosed. A phase value parameter indicative of a desired phase difference between an output signal and an input clock signal edge may be provided by control logic. A first capacitor may be charged for a first period of time with a first current that is proportional to the phase value parameter to produce a first voltage on the capacitor that is proportional to the phase value parameter. The first capacitor may be further charged for a second period of time with a second current that has a constant value to form a voltage ramp offset by the first voltage. A reference voltage may be compared to the voltage ramp during the second period of time. The output signal may be asserted at a time when the voltage ramp equals the reference voltage.

    Signal edge location encoding
    8.
    发明授权

    公开(公告)号:US10547438B2

    公开(公告)日:2020-01-28

    申请号:US15858537

    申请日:2017-12-29

    IPC分类号: H04L7/027 H04J3/06 G05B15/02

    摘要: A circuit includes a serializer module that includes an input stage that samples an input signal to capture an edge location for each of the input signal in a given time frame. An edge encoder encodes the edge location for the input signal into a packet frame to specify where the edge location occurs in the given time frame for the input signal. A transmitter receives the packet frame from the edge decoder and converts the packet frame into a serial data stream. The transmitter communicates the edge location for the input signal via the serial data stream.

    Serializer-deserializer for motor drive circuit

    公开(公告)号:US10547268B2

    公开(公告)日:2020-01-28

    申请号:US15858485

    申请日:2017-12-29

    摘要: A motor drive circuit includes a first serializer-deserializer (SER-DES) module that converts first SER-DES input signals into a first SER-DES output serial data stream. The first SER-DES input signals relate to motor control inputs or motor drive power outputs. A second SER-DES module converts a second SER-DES input serial data stream corresponding to the first SER-DES output serial data stream into second SER-DES output signals. The second SER-DES input signals relate to motor drive power outputs or motor control inputs. A serial isolation channel provides a galvanic isolation barrier between the first SER-DES module and the second SER-DES module. The serial isolation channel communicates the first SER-DES output serial data stream across the galvanic isolation barrier to provide the second SER-DES input serial data stream.