-
公开(公告)号:US10168934B2
公开(公告)日:2019-01-01
申请号:US14911932
申请日:2014-08-14
Inventor: Hansu Cho , Brent ByungHoon Kang , Yunheung Paek , Seungwook Lee , Junbum Shin
Abstract: Provided is a method of memory access for a memory controller in an integrity monitoring system sharing memory with a host system. The memory access method may include: receiving a memory access command from a local processor of the integrity monitoring system; accessing a system memory of the host system according to the memory access command; receiving data corresponding to the memory access command from the host system; and forwarding the received data to the local processor, wherein the system memory includes a secure area, access to which is allowed when the memory controller receives a memory access command from the local processor. In a feature of the present invention, there are provided a method and apparatus that can monitor integrity of data processed in the host system in a SoC environment.
-
公开(公告)号:US11113361B2
公开(公告)日:2021-09-07
申请号:US16295599
申请日:2019-03-07
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Younghwan Park , Kyounghoon Kim , Dongkwan Suh , Hansu Cho , Keshava Prasad Nagaraja , Sukjin Kim , Hyunjung Kim
Abstract: An electronic apparatus is provided. The electronic apparatus includes a storage storing object data and kernel data, and a processor including a plurality of processing elements arranged in a matrix formation, wherein the processor is configured to input corresponding first elements among a plurality of first elements included in the object data into processing elements arranged in a first row among the plurality of processing elements, and input a plurality of second elements included in the kernel data sequentially into the processing elements arranged in the first row to perform operations between the corresponding first elements and the plurality of second elements, to identify a depth in which a first element and a second element have a non-zero value, and to input the first element and the second element corresponding to the identified depth into a calculator included in each of the processing elements arranged in the first row to perform a convolution operation.
-
公开(公告)号:US20180032859A1
公开(公告)日:2018-02-01
申请号:US15662225
申请日:2017-07-27
Applicant: Samsung Electronics Co., Ltd.
Inventor: Younghwan Park , Kyounghoon Kim , Seungwon Lee , Hansu Cho , Sukjin Kim
CPC classification number: G06N3/063 , G06N3/04 , G06N3/0454
Abstract: The present disclosure relates to a communication method and system for converging a 5th-Generation (5G) communication system for supporting higher data rates beyond a 4th-Generation (4G) system with a technology for Internet of Things (IoT). The present disclosure may be applied to intelligent services based on the 5G communication technology and the IoT-related technology, such as smart home, smart building, smart city, smart car, connected car, health care, digital education, smart retail, security and safety services. A Processing Element (PE) implemented in an accelerator in a convolutional neural network, which includes a first buffer configured to transfer input data to one other PE, and a second buffer configured to transmit to an outside output data that is processed on the basis of the input data; and an operation unit configured to generate output data.
-
公开(公告)号:US11120330B2
公开(公告)日:2021-09-14
申请号:US15662225
申请日:2017-07-27
Applicant: Samsung Electronics Co., Ltd.
Inventor: Younghwan Park , Kyounghoon Kim , Seungwon Lee , Hansu Cho , Sukjin Kim
Abstract: The present disclosure relates to a communication method and system for converging a 5th-Generation (5G) communication system for supporting higher data rates beyond a 4th-Generation (4G) system with a technology for Internet of Things (IoT). The present disclosure may be applied to intelligent services based on the 5G communication technology and the IoT-related technology, such as smart home, smart building, smart city, smart car, connected car, health care, digital education, smart retail, security and safety services. A Processing Element (PE) implemented in an accelerator in a convolutional neural network, which includes a first buffer configured to transfer input data to one other PE, and a second buffer configured to transmit to an outside output data that is processed on the basis of the input data; and an operation unit configured to generate output data.
-
-
-