知搜-全球专利检索

  1. 登录
  2. 注册

搜索结果

36 条记录 (耗时 0.024 秒)

    Latching comparator with hysteresis
    1.
    发明授权
    Latching comparator with hysteresis 失效
    滞后比较器

    公开(公告)号：US4554468A

    公开(公告)日：1985-11-19

    申请号：US510044

    申请日：1983-07-01

    申请人： Robert C. Rumbaugh ,  Ira Miller

    发明人： Robert C. Rumbaugh ,  Ira Miller

    IPC分类号： H03K3/2897 ,  H03K5/24

    CPC分类号： H03K3/2897

    摘要： A self latching comparator circuit has upper and lower input offset voltages associated therewith to establish hysteresis in response to a differential input signal. The comparator circuit comprises a differential amplifier adapted to receive a differential input signal and first and second parallel current mirror circuits for producing upper and lower input offset voltages when each are respectively activated. Antisaturation means are provided for preventing the current mirror circuits from saturating. An output circuit is also provided which does not load the differential output and therefore provides for a well controlled hysteresis.

    摘要翻译： 自锁定比较器电路具有与其相关联的上部和下部输入偏移电压，以响应于差分输入信号建立滞后。 比较器电路包括适于接收差分输入信号的差分放大器，以及当各自分别激活时产生上和下输入偏移电压的第一和第二并联电流镜电路。 提供了抗饱和装置，用于防止电流镜电路饱和。 还提供了一个输出电路，它不加载差分输出，因此提供良好控制的滞后。

    Comparator circuit having full supply common mode input
    2.
    发明授权
    Comparator circuit having full supply common mode input 失效
    比较器电路具有全电源共模输入

    公开(公告)号：US4536663A

    公开(公告)日：1985-08-20

    申请号：US510006

    申请日：1983-07-01

    申请人： Ira Miller ,  Robert C. Rumbaugh ,  John J. Price, Jr.

    发明人： Ira Miller ,  Robert C. Rumbaugh ,  John J. Price, Jr.

    IPC分类号： H03F3/45 ,  G01R19/00 ,  H03K5/08 ,  H03K5/24 ,  H03K3/02

    CPC分类号： G01R19/0038 ,  H03K5/2418

    摘要： The input voltage signals to a comparison circuit may vary between levels substantial equal to the first and second supply voltages (e.g. typically 5 volts and ground). A first transistor circuit is coupled to a current mirror circuit and to an output node for supplying a mirrorable current to the current mirror circuit which in turn reduces the voltage at the output node when the first input voltage approaches the upper supply voltage, and supplies a current to the output to increase the voltage thereat when the second input approaches the upper supply voltage. A second transistor circuit is also coupled to the current mirror and to the output for supplying a mirrorable current to the current mirror means so as to reduce the voltage at the output when the second input voltage approaches ground, and supplies current to the output to increase the voltage thereat when the first input voltage approaches ground. The output node has coupled thereto a level shifting transistor and first and second follower transistors.

    摘要翻译： 到比较电路的输入电压信号可以在基本等于第一和第二电源电压（例如通常为5伏和接地）之间的电平之间变化。 第一晶体管电路耦合到电流镜电路和输出节点，用于向电流镜电路提供可反映的电流，这反过来在第一输入电压接近上电源电压时降低输出节点处的电压，并且提供 当第二输入接近上电源电压时，电流到输出以增加其电压。 第二晶体管电路还耦合到电流镜和输出端，用于向电流镜装置提供可镜像电流，以便当第二输入电压接近时减小输出端的电压，并将电流提供给输出以增加 当第一个输入电压接近时的电压。 输出节点与电平移动晶体管和第一和第二跟随器晶体管耦合。

    Microprocessor support integrated circuit
    5.
    发明授权
    Microprocessor support integrated circuit 失效
    微处理器支持集成电路

    公开(公告)号：US4792899A

    公开(公告)日：1988-12-20

    申请号：US1

    申请日：1987-01-02

    申请人： Ira Miller

    发明人： Ira Miller

    IPC分类号： G06F3/023 ,  G05F3/20 ,  G10L5/00 ,  G04B1/00

    CPC分类号： G06F3/023

    摘要： A single chip integrated circuit is partitioned to support a microprocessor chip for providing the logic interface between a keyboard peripherally connected to a host computer. The support circuit includes in a single integrated chip a voltage regulator, a serial to parallel converter, a multiple output current source, an oscillator, a DC to DC converter, an audio driver and LED drivers. The voltage regulator produces a plurality of regulated output voltages utilized to operate the microprocessor and the internal circuitry of the support circuit and is comprised of a band gap regulator and output of which is coupled to an external resistor for providing a reference current. The current source is coupled to the voltage regulator and provides a plurality of output currents ratioed with respect to the reference current. The serial to parallel converter converts serial digital data supplied from the microprocessor into parallel data for controlling the operation of the audio and LED driver circuits. The LED driver circuit converts currents supplied thereto from the current source to a higher magnitude sufficient for driving individual LEDs. The audio driver circuit provides a logarithmic output current thereat as controlled by said data.

    摘要翻译： 单芯片集成电路被分割以支持微处理器芯片，用于在外围连接到主计算机的键盘之间提供逻辑接口。 支持电路在单个集成芯片中包括电压调节器，串并转换器，多输出电流源，振荡器，DC-DC转换器，音频驱动器和LED驱动器。 电压调节器产生用于操作微处理器和支持电路的内部电路的多个调节输出电压，并且包括带隙调节器，其输出端耦合到用于提供参考电流的外部电阻器。 电流源耦合到电压调节器并且提供与参考电流成比例的多个输出电流。 串行到并行转换器将从微处理器提供的串行数字数据转换为并行数据，以控制音频和LED驱动器电路的操作。 LED驱动器电路将从电流源提供的电流转换为足以驱动各个LED的更高的量值。 音频驱动器电路提供由所述数据控制的对数输出电流。

    Pulse stretching and level shifting circuit
    6.
    发明授权
    Pulse stretching and level shifting circuit 失效
    脉冲拉伸和电平移位电路

    公开(公告)号：US4501974A

    公开(公告)日：1985-02-26

    申请号：US449035

    申请日：1982-12-13

    申请人： Ira Miller ,  Michael W. Null ,  Robert N. Dotson

    发明人： Ira Miller ,  Michael W. Null ,  Robert N. Dotson

    IPC分类号： H03K5/003 ,  H03K5/04 ,  H03K17/56 ,  H03K3/017

    CPC分类号： H03K5/003 ,  H03K5/04

    摘要： A pulse stretching integrated circuit includes an on-chip capacitor. A first transistor means including an input transistor and an emitter follower transistor supplies a charging current to the capacitor so as to charge it to a first voltage when an input signal pulse is in a first logical state. A differential transistor pair has a first input coupled to the emitter follower transistor and to the capacitor and has a second input coupled to a reference voltage for generating a first output when the capacitor voltage is less than the reference voltage and for generating a second output when the capacitive voltage is greater than the reference voltage. An additional transistor is coupled to the capacitor for discharging the capacitor when the input signal pulse is in a second logical state causing the voltage at the first input of the differential pair to fall below the reference voltage.

    摘要翻译： 脉冲拉伸集成电路包括片上电容器。 包括输入晶体管和射极跟随器晶体管的第一晶体管装置向电容器提供充电电流，以便当输入信号脉冲处于第一逻辑状态时将其充电到第一电压。 差分晶体管对具有耦合到射极跟随器晶体管和电容器的第一输入，并且具有耦合到参考电压的第二输入，用于当电容器电压小于参考电压时产生第一输出，并且当第 电容电压大于参考电压。 当输入信号脉冲处于第二逻辑状态时，附加晶体管耦合到电容器，用于对电容器进行放电，导致差分对的第一输入处的电压低于参考电压。

    Transconductance amplifier
    7.
    发明授权
    Transconductance amplifier 有权
    跨导放大器

    公开(公告)号：US07183848B2

    公开(公告)日：2007-02-27

    申请号：US10973728

    申请日：2004-10-26

    申请人： Didier Salle ,  Ira Miller

    发明人： Didier Salle ,  Ira Miller

    IPC分类号： H03F3/45

    CPC分类号： H03F3/45766 ,  H03F3/45183 ,  H03F2203/45288

    摘要： A transconductance amplifier comprising a first input circuit having a first feedback loop; a second input circuit having a second feedback loop; a resistor having a first interface connected to the first input circuit and a second interface connected to the second input circuit; a first differential pair having a first transistor arranged to control current flow in the first feedback loop to maintain a voltage at the first interface of the resistor at substantially a constant voltage relative to an input voltage applied to the first input circuit and a second transistor arranged to control current flow for a first output; and a second differential pair having a third transistor arranged to control current flow in the second feedback loop to maintain a voltage at the second interface of the resistor at substantially a constant voltage relative to an input voltage applied to the second input circuit and a fourth transistor arranged to control current flow for a second output.

    摘要翻译： 一种跨导放大器，包括具有第一反馈回路的第一输入电路; 具有第二反馈回路的第二输入电路; 电阻器，具有连接到第一输入电路的第一接口和连接到第二输入电路的第二接口; 第一差分对，其具有第一晶体管，其布置成控制第一反馈环路中的电流流动，以将电阻器的第一接口处的电压保持在基本上恒定的电压，相对于施加到第一输入电路的输入电压;以及第二晶体管， 以控制第一输出的电流; 以及第二差分对，其具有第三晶体管，其布置成控制所述第二反馈环路中的电流流动，以将所述电阻器的所述第二接口处的电压相对于施加到所述第二输入电路的输入电压保持在基本上恒定的电压;以及第四晶体管 布置成控制用于第二输出的电流。

    Circuit for performing voltage regulation
    8.
    发明申请
    Circuit for performing voltage regulation 有权
    执行电压调节的电路

    公开(公告)号：US20050253570A1

    公开(公告)日：2005-11-17

    申请号：US10843805

    申请日：2004-05-12

    申请人： Ira Miller ,  Brett Thompsen ,  Eduardo Velarde

    发明人： Ira Miller ,  Brett Thompsen ,  Eduardo Velarde

    IPC分类号： G05F3/04 ,  G05F3/26

    CPC分类号： G05F3/267

    摘要： A circuit (10, 100) is used to perform voltage regulation. In one embodiment, a voltage regulator (11) is used in conjunction with an output transistor (24) to form a circuit (10) which operates to regulate the voltage drop from a first node (30) to a second node (28). This second node (28) may be used to provide power to circuitry (27). The areas of several transistors (20-25) in circuit (10) may be adjusted so that negative and positive temperature coefficients may be balanced such that the circuit (10) behaves as desired over a range of voltages and temperatures. Note that in one embodiment, circuit (10) is a 2-terminal device.

    摘要翻译： 电路（10,100）用于执行电压调节。 在一个实施例中，电压调节器（11）与输出晶体管（24）结合使用以形成用于调节从第一节点（30）到第二节点（28）的电压降的电路（10）。 该第二节点（28）可用于向电路（27）提供电力。 可以调节电路（10）中的几个晶体管（20-25）的面积，使得负和正温度系数可以平衡，使得电路（10）在电压和温度的范围内按照期望的方式工作。 注意，在一个实施例中，电路（10）是2端子装置。

    Transconductance amplifier
    9.
    发明申请
    Transconductance amplifier 有权
    跨导放大器

    公开(公告)号：US20050088234A1

    公开(公告)日：2005-04-28

    申请号：US10973728

    申请日：2004-10-26

    申请人： Didier Salle ,  Ira Miller

    发明人： Didier Salle ,  Ira Miller

    IPC分类号： H03F3/45

    CPC分类号： H03F3/45766 ,  H03F3/45183 ,  H03F2203/45288

    摘要： A transconductance amplifier comprising a first input circuit having a first feedback loop; a second input circuit having a second feedback loop; a resistor having a first interface connected to the first input circuit and a second interface connected to the second input circuit; a first differential pair having a first transistor arranged to control current flow in the first feedback loop to maintain a voltage at the first interface of the resistor at substantially a constant voltage relative to an input voltage applied to the first input circuit and a second transistor arranged to control current flow for a first output; and a second differential pair having a third transistor arranged to control current flow in the second feedback loop to maintain a voltage at the second interface of the resistor at substantially a constant voltage relative to an input voltage applied to the second input circuit and a fourth transistor arranged to control current flow for a second output.

    摘要翻译： 一种跨导放大器，包括具有第一反馈回路的第一输入电路; 具有第二反馈回路的第二输入电路; 电阻器，具有连接到第一输入电路的第一接口和连接到第二输入电路的第二接口; 第一差分对，其具有第一晶体管，其布置成控制第一反馈环路中的电流流动，以将电阻器的第一接口处的电压保持在基本上恒定的电压，相对于施加到第一输入电路的输入电压;以及第二晶体管， 以控制第一输出的电流; 以及第二差分对，其具有第三晶体管，其布置成控制所述第二反馈环路中的电流流动，以将所述电阻器的所述第二接口处的电压相对于施加到所述第二输入电路的输入电压保持在基本上恒定的电压;以及第四晶体管 布置成控制用于第二输出的电流。

    Low voltage clamp
    10.
    发明授权
    Low voltage clamp 失效
    低电压钳

    公开(公告)号：US4689651A

    公开(公告)日：1987-08-25

    申请号：US760021

    申请日：1985-07-29

    申请人： John E. Hanna ,  Ira Miller

    发明人： John E. Hanna ,  Ira Miller

    IPC分类号： H01L27/04 ,  H01L21/331 ,  H01L21/822 ,  H01L21/8222 ,  H01L27/02 ,  H01L27/06 ,  H01L27/07 ,  H01L29/73 ,  H01L29/732 ,  H03F1/52 ,  H03K5/08 ,  H01L29/72 ,  H01L29/90 ,  H03K3/26

    CPC分类号： H03K5/08 ,  H01L27/0248 ,  H01L27/0761 ,  H03F1/52

    摘要： A low voltage clamp circuit comprises a transistor and semiconductor junction impedance circuitry for establishing an impedance such that the magnitude of a voltage applied across the emitter and collector of the transistor is clamped at a value that is less than the reverse breakdown voltage of the collector-to-emitter of the transistor if its base is shorted to the collector. The clamp circuit is suited to be manufactured in monolithic integrated circuit form and can be used to protect integrated bipolar transistors from having the reverse breakdown voltage of their emitter-base junctions exceeded.

    摘要翻译： 低电压钳位电路包括晶体管和半导体结阻抗电路，用于建立阻抗，使得施加在晶体管的发射极和集电极两端的电压的幅度被钳位在小于集电极 - 漏极的反向击穿电压的值， 晶体管的发射极如果其基极短路到集电极。 钳位电路适合以单片集成电路形式制造，可用于保护集成双极晶体管不会超出其发射极 - 基极结的反向击穿电压。