APPARATUS AND METHOD FOR CENTRALLY CONTROLLING COMMON MODE VOLTAGES FOR A SET OF RECEIVERS

    公开(公告)号:US20190081604A1

    公开(公告)日:2019-03-14

    申请号:US15701072

    申请日:2017-09-11

    Abstract: A differential signal processing circuit includes a local common mode voltage control circuit for controlling a common mode voltage of an output differential signal generated by the differential signal processing circuit based on an external common mode control current generated by an external common mode voltage control circuit. The differential signal processing circuit, which may be configured as a variable gain amplifier (VGA) or a continuous time linear equalizer (CTLE), includes a pair of load devices, a pair of input transistors, and a pair of current source transistors coupled via separate paths between upper and lower voltage rails. The external control circuit includes a replica circuit including a replica load device, a replica input transistor, and a replica current source transistor. The external control circuit sets the replica common mode voltage to a target using a current, wherein the external common mode control current is based on that current.

    Dynamic cross-coupled regeneration for high-speed sense amplifier

    公开(公告)号:US11374560B1

    公开(公告)日:2022-06-28

    申请号:US17321005

    申请日:2021-05-14

    Abstract: A regeneration circuit includes a first inverting circuit having an input and an output, a second inverting circuit having an input and an output, a first transistor coupled to the input of the second inverting circuit, wherein a gate of the first transistor is configured to receive a first input signal, and a second transistor coupled to the input of the first inverting circuit, wherein a gate of the second transistor is configured to receive a second input signal. The regeneration circuit also includes a first switch coupled between the first transistor and the output of the first inverting circuit, wherein a control input of the first switch is configured to receive a timing signal, and a second switch coupled between the second transistor and the output of the second inverting circuit, wherein a control input of the second switch is configured to receive the timing signal.

    OFFSET NULLING FOR HIGH-SPEED SENSE AMPLIFIER

    公开(公告)号:US20190173440A1

    公开(公告)日:2019-06-06

    申请号:US15829774

    申请日:2017-12-01

    Abstract: A resistor in a pair of resistors is selectively coupled to a current source through a selection switch during the reset phase of a voltage-mode sense amplifier so that one evaluation node for the voltage-mode sense amplifier is discharged from a power supply voltage by an ohmic voltage drop across the selectively-coupled resistor to null an offset for the voltage-mode sense amplifier.

    Differential charge pump with extended output control voltage range

    公开(公告)号:US10069411B2

    公开(公告)日:2018-09-04

    申请号:US15689612

    申请日:2017-08-29

    Abstract: One aspect relates to a method for operating a charge pump including comparing a drain voltage of a current sink transistor of the charge pump with a drain voltage of a current reference transistor, adjusting a gate bias voltage of the current sink transistor and the current reference transistor using a first error amplifier in a direction that reduces a difference between the drain voltage of the current sink transistor and the drain voltage of the current reference transistor, comparing a common-mode voltage of a loop filter with a reference voltage, and adjusting a gate bias voltage of a current source transistor of the charge pump using a second error amplifier in a direction that reduces a difference between the common-mode voltage of the loop filter and the reference voltage, wherein the first error amplifier includes a larger number of amplifying stages than the second error amplifier.

    Low power passive offset injection for 1-tap decision feedback equalizer

    公开(公告)号:US10135644B1

    公开(公告)日:2018-11-20

    申请号:US15691817

    申请日:2017-08-31

    Abstract: A low power 1-tap decision feedback equalizer (DFE) is disclosed. The DFE can include a plurality of AC-coupling networks, each having an input coupled to an output of a continuous time linear equalizer (CTLE) within an active stage of a receiver to receive a corresponding pair of differential signals of data, and an output coupled to a respective one of a plurality of data samplers to present a high frequency component of the corresponding pair of differential signals to the respective data sampler. The DFE can further include a plurality of transport paths, each transport path coupled to a respective AC-coupling network to receive the corresponding pair of differential signals. Each transport path can include one of the data sampler and an injection element to passively inject an offset into the high frequency component at an input of the respective data sampler.

    DIFFERENTIAL CHARGE PUMP WITH EXTENDED OUTPUT CONTROL VOLTAGE RANGE

    公开(公告)号:US20180115239A1

    公开(公告)日:2018-04-26

    申请号:US15689612

    申请日:2017-08-29

    Abstract: One aspect relates to a method for operating a charge pump including comparing a drain voltage of a current sink transistor of the charge pump with a drain voltage of a current reference transistor, adjusting a gate bias voltage of the current sink transistor and the current reference transistor using a first error amplifier in a direction that reduces a difference between the drain voltage of the current sink transistor and the drain voltage of the current reference transistor, comparing a common-mode voltage of a loop filter with a reference voltage, and adjusting a gate bias voltage of a current source transistor of the charge pump using a second error amplifier in a direction that reduces a difference between the common-mode voltage of the loop filter and the reference voltage, wherein the first error amplifier includes a larger number of amplifying stages than the second error amplifier.

Patent Agency Ranking