公开(公告)号：US20170222796A1

公开(公告)日：2017-08-03

申请号：US15012518

申请日：2016-02-01

Applicant: ORACLE INTERNATIONAL CORPORATION

Inventor： Ben Li Chen ,  Zuxu Qin ,  Nima Edelkhani

IPC: H04L7/033

CPC classification number: H04L7/0337 ,  G01R25/005 ,  H03K5/151 ,  H03K5/1565 ,  H03K23/58 ,  H04L7/0025 ,  H04L7/0037

Abstract: Embodiments include systems and methods for detecting and correcting phased clock error (PCE) in phased clock circuits (e.g., in context of serializer/deserializer (SERDES) transmission (TX) clock circuits). For example, phased input clock signals can be converted into unit interval (UI) clocks, which can be combined to form an output clock signal. PCE in the output clock signal can be detected by digitally sampling the UI clocks to characterize their respective clock pulse widths, and comparing the respective clock pulse widths (i.e., PCE in the output clock signal can result from pulse width differences in UI clocks). Delay can be applied to one or more UI clock generation paths to shift UI clock pulse transitions, thereby adjusting output clock pulse widths to correct for the detected PCE. Approaches described herein can achieve PCE detection over a wide error range and can achieve error correction with small resolution.

公开(公告)号：US09893878B1

公开(公告)日：2018-02-13

申请号：US15459715

申请日：2017-03-15

Applicant: Oracle International Corporation

Inventor： Long Kong ,  Ben Li Chen ,  Philip Kwan ,  Zuxu Qin ,  Dawei Huang

IPC: H04L27/152 ,  H04L7/033 ,  H03L7/089 ,  H03L7/099 ,  H03L7/081 ,  H04L7/00

CPC classification number: H04L1/20 ,  H03L7/08

Abstract: Embodiments include systems and methods for on-chip random jitter (RJ) measurement in a clocking circuit (e.g., in a phase-locked loop of a serializer/deserializer circuit). Some embodiments determine a reference delay code sweep window to capture at least a candidate RJ range of a feedback clock signal, the reference delay code sweep window comprising a sequence of reference delay codes. A distribution of one-scores can be computed over the reference delay code sweep window, so that the distribution indicates a relatively likelihood, for each reference delay code, of obtaining a ‘1’ sample when sampling the feedback clock signal according to the delayed clock signal (delayed by an amount according to the reference delay code). The distribution can be transformed into a time domain by computing code offset times for the reference delay codes. A RJ output can be computed as a function of the distribution in the time domain.

公开(公告)号：US09832013B2

公开(公告)日：2017-11-28

申请号：US15012518

申请日：2016-02-01

Applicant: ORACLE INTERNATIONAL CORPORATION

Inventor： Ben Li Chen ,  Zuxu Qin ,  Nima Edelkhani

IPC: H04L7/033 ,  H04L7/04 ,  H04L7/00 ,  G01R25/00 ,  H03K5/156 ,  H03K5/151 ,  H03K23/58

CPC classification number: H04L7/0337 ,  G01R25/005 ,  H03K5/151 ,  H03K5/1565 ,  H03K23/58 ,  H04L7/0025 ,  H04L7/0037

Abstract: Embodiments include systems and methods for detecting and correcting phased clock error (PCE) in phased clock circuits (e.g., in context of serializer/deserializer (SERDES) transmission (TX) clock circuits). For example, phased input clock signals can be converted into unit interval (UI) clocks, which can be combined to form an output clock signal. PCE in the output clock signal can be detected by digitally sampling the UI clocks to characterize their respective clock pulse widths, and comparing the respective clock pulse widths (i.e., PCE in the output clock signal can result from pulse width differences in UI clocks). Delay can be applied to one or more UI clock generation paths to shift UI clock pulse transitions, thereby adjusting output clock pulse widths to correct for the detected PCE. Approaches described herein can achieve PCE detection over a wide error range and can achieve error correction with small resolution.