-
公开(公告)号：US10826470B2
公开(公告)日：2020-11-03
申请号：US16352673
申请日：2019-03-13
Applicant: OmniVision Technologies, Inc.
Inventor： Liang Zuo , Rui Wang , Hiroaki Ebihara , Nijun Jiang
Abstract: A ramp generator includes an integrator including a first stage having first and second inputs and first and second outputs, and a second stage including first and second transistors coupled between a power supply rail and ground. A node between the first and second transistors is coupled to the output of the integrator amplifier. A control terminal of the first transistor is coupled to the first output of the first stage, and a control terminal of the second transistor is coupled to the second output of the first stage. A first current flows from the output to ground during a ramp event in the ramp signal generated from the output. Trimming circuitry is coupled to the output of the integrator amplifier to provide a second current to the output of the integrator amplifier in response to trimming inputs. The second current substantially matches the first current.
-
Patent Agency Ranking
公开(公告)号：US11991458B2
公开(公告)日：2024-05-21
申请号：US17934196
申请日：2022-09-21
Applicant: OMNIVISION TECHNOLOGIES, INC.
Inventor： Lihang Fan , Nijun Jiang , Rui Wang
Abstract: An arithmetic logic unit (ALU) includes a front end latch stage coupled to a signal latch stage coupled to a Gray code (GC) to binary stage. First inputs of an adder stage are coupled to receive outputs of the GC to binary stage. Outputs of the adder stage are generated in response to the first inputs and second inputs of the adder stage. A pre-latch stage is coupled to latch outputs of the adder stage. A feedback latch stage is coupled to latch outputs of the pre-latch stage. The second inputs of the adder stage are coupled to receive outputs of the feedback latch stage. The feedback stage includes first conversion gain feedback latches configured to latch outputs of the pre-latch stage having a first conversion gain and second conversion gain feedback latches configured to latch outputs of the pre-latch stage having a second conversion gain.
-
公开(公告)号：US11595030B2
公开(公告)日：2023-02-28
申请号：US16867399
申请日：2020-05-05
Applicant: OMNIVISION TECHNOLOGIES, INC.
Inventor： Lihang Fan , Liang Zuo , Nijun Jiang , Min Qu , Xuelian Liu
Abstract: A ramp generator providing ramp signal with high resolution fine gain includes a current mirror having a first and second paths to conduct a capacitor current and an integrator current responsive to the capacitor current. First and second switched capacitor circuits are coupled to the first path. A fractional divider circuit is coupled to receive a clock signal to generate in response to an adjustable fractional divider ratio K a switched capacitor control signal that oscillates between first and second states to control the first and second switched capacitor circuits. The first and second switched capacitor circuits are coupled to be alternatingly charged by the capacitor current and discharged in response to each the switched capacitor control signal. An integrator coupled is to the second path to generate the ramp signal in response to the integrator current.
-
公开(公告)号：US20210351768A1
公开(公告)日：2021-11-11
申请号：US16867399
申请日：2020-05-05
Applicant: OMNIVISION TECHNOLOGIES, INC.
Inventor： Lihang Fan , Liang Zuo , Nijun Jiang , Min Qu , Xuelian Liu
Abstract: A ramp generator providing ramp signal with high resolution fine gain includes a current mirror having a first and second paths to conduct a capacitor current and an integrator current responsive to the capacitor current. First and second switched capacitor circuits are coupled to the first path. A fractional divider circuit is coupled to receive a clock signal to generate in response to an adjustable fractional divider ratio K a switched capacitor control signal that oscillates between first and second states to control the first and second switched capacitor circuits. The first and second switched capacitor circuits are coupled to be alternatingly charged by the capacitor current and discharged in response to each the switched capacitor control signal. An integrator coupled is to the second path to generate the ramp signal in response to the integrator current.
-
公开(公告)号：US11431939B1
公开(公告)日：2022-08-30
申请号：US17217935
申请日：2021-03-30
Applicant: OMNIVISION TECHNOLOGIES, INC.
Inventor： Lihang Fan , Nijun Jiang , Liang Zuo , Yuedan Li , Min Qu
Abstract: A clock control circuit of an ADC includes a plurality of fractional divider circuits, each including a programmable integer divider coupled to receive an enable skew signal, a clock signal, and an output integer signal to divide down the clock signal by a factor responsive to the output integer signal to generate a fractional divider signal. A delta-sigma modulator is coupled to receive a fractional modulus signal, an input integer signal, and the fractional divider signal to generate the output integer signal, which is a varying signal each cycle and having a long term average DC value substantially equal to a fractional divider ratio K. An extended gain control circuit is coupled to receive the fractional divider signal from each of the fractional divider circuits to generate a plurality of ramp clock signals with adjustable frequencies to adjust a gain setting of a ramp generator of the ADC.
-
公开(公告)号：US20200295739A1
公开(公告)日：2020-09-17
申请号：US16352673
申请日：2019-03-13
Applicant: OmniVision Technologies, Inc.
Inventor： Liang Zuo , Rui Wang , Hiroaki Ebihara , Nijun Jiang
Abstract: A ramp generator includes an integrator including a first stage having first and second inputs and first and second outputs, and a second stage including first and second transistors coupled between a power supply rail and ground. A node between the first and second transistors is coupled to the output of the integrator amplifier. A control terminal of the first transistor is coupled to the first output of the first stage, and a control terminal of the second transistor is coupled to the second output of the first stage. A first current flows from the output to ground during a ramp event in the ramp signal generated from the output. Trimming circuitry is coupled to the output of the integrator amplifier to provide a second current to the output of the integrator amplifier in response to trimming inputs. The second current substantially matches the first current.
-
-
-
-
-
Search Results
6
records
(took 0.01 seconds)
