公开(公告)号：US20190079807A1

公开(公告)日：2019-03-14

申请号：US15704799

申请日：2017-09-14

Applicant: INTEL CORPORATION

Inventor： Steven Mark Shaw ,  Hubert Nueckel

IPC: G06F9/52 ,  G06F12/14 ,  G06F9/50

Abstract: Techniques are disclosed to provide scalable spinlocks for non-uniform memory access (NUMA). In some examples, a global spinlock configured to protect access to a shareable resource is protected by multiple local spinlocks, which are each configured to control access to the global spinlock. In a multi-socket NUMA system, the global spinlock is allocated on one of the sockets, and the local spinlocks are distributed over the multiple sockets. In some embodiments, one local spinlock is allocated on each of the multiple sockets. In other embodiments, the multiple local spinlocks may be equally distributed over the NUMA sockets. When contention for the global spinlock is low, processes can attempt to directly acquire the global spinlock. In contrast, when contention for the global spinlock is high, processes need to first acquire one of the local spinlocks associated with the global spinlock before attempting to acquire the global spinlock.

公开(公告)号：US11036501B2

公开(公告)日：2021-06-15

申请号：US16231580

申请日：2018-12-23

Applicant: Intel Corporation

Inventor： Raanan Sade ,  Joseph Nuzman ,  Hubert Nueckel

IPC: G06F9/30 ,  G06F9/52

Abstract: An apparatus and method for executing an atomic test and update instruction. For example, one embodiment of a processor comprises: a decoder to decode an atomic test and update (ATU) instruction having a first operand specifying a first value in a first storage location, a second operand specifying a second value in a second storage location, a third operand specifying a third value in a third storage location, and an opcode specifying a condition to be tested relative to the first and second values; and execution circuitry to perform a load lock operation to load the first value from the first storage location, the load lock operation to prevent access by another instruction before a result of the ATU instruction is stored, the execution circuitry to test a condition related the first value and the second value, wherein if the condition is met then the execution circuitry is to add the first value and the third value to generate a sum and to store the sum to the first storage location.

公开(公告)号：US10310916B2

公开(公告)日：2019-06-04

申请号：US15704799

申请日：2017-09-14

Applicant: INTEL CORPORATION

Inventor： Steven Mark Shaw ,  Hubert Nueckel

IPC: G06F12/00 ,  G06F9/52 ,  G06F9/50 ,  G06F12/14 ,  G06F13/00 ,  G06F13/28

Abstract: Techniques are disclosed to provide scalable spinlocks for non-uniform memory access (NUMA). In some examples, a global spinlock configured to protect access to a shareable resource is protected by multiple local spinlocks, which are each configured to control access to the global spinlock. In a multi-socket NUMA system, the global spinlock is allocated on one of the sockets, and the local spinlocks are distributed over the multiple sockets. In some embodiments, one local spinlock is allocated on each of the multiple sockets. In other embodiments, the multiple local spinlocks may be equally distributed over the NUMA sockets. When contention for the global spinlock is low, processes can attempt to directly acquire the global spinlock. In contrast, when contention for the global spinlock is high, processes need to first acquire one of the local spinlocks associated with the global spinlock before attempting to acquire the global spinlock.