CHANGING CONCURRENCY CONTROL MODES
    3.
    发明申请

    公开(公告)号:US20180322158A1

    公开(公告)日:2018-11-08

    申请号:US15585153

    申请日:2017-05-02

    IPC分类号: G06F17/30

    摘要: Example implementations relate to changing concurrency control modes. An example implementation includes controlling a concurrency control mode of a data slot that stores a data value. A concurrency control mode of a data slot may be changed from an optimistic concurrency control mode to a multi-version concurrency control mode responsive to detecting a read-write conflict for the data slot. A concurrency control mode of a data slot may be changed from a multi-version concurrency control mode to an optimistic concurrency control mode responsive to detecting that the data slot satisfies a low contention criterion.

    Ordering updates for nonvolatile memory accesses

    公开(公告)号:US10997064B2

    公开(公告)日:2021-05-04

    申请号:US16453784

    申请日:2019-06-26

    摘要: Examples relate to ordering updates for nonvolatile memory accesses. In some examples, a first update that is propagated from a write-through processor cache of a processor is received by a write ordering buffer, where the first update is associated with a first epoch. The first update is stored in a first buffer entry of the write ordering buffer. At this stage, a second update that is propagated from the write-through processor cache is received, where the second update is associated with a second epoch. A second buffer entry of the write ordering buffer is allocated to store the second update. The first buffer entry and the second buffer entry can then be evicted to non-volatile memory in epoch order.

    ORDERING UPDATES FOR NONVOLATILE MEMORY ACCESSES

    公开(公告)号:US20190317891A1

    公开(公告)日:2019-10-17

    申请号:US16453784

    申请日:2019-06-26

    摘要: Examples relate to ordering updates for nonvolatile memory accesses. In some examples, a first update that is propagated from a write-through processor cache of a processor is received by a write ordering buffer, where the first update is associated with a first epoch. The first update is stored in a first buffer entry of the write ordering buffer. At this stage, a second update that is propagated from the write-through processor cache is received, where the second update is associated with a second epoch. A second buffer entry of the write ordering buffer is allocated to store the second update. The first buffer entry and the second buffer entry can then be evicted to non-volatile memory in epoch order.

    Graph update flush to a shared memory

    公开(公告)号:US10698878B2

    公开(公告)日:2020-06-30

    申请号:US15556238

    申请日:2015-03-06

    摘要: In some examples, a graph processing server is communicatively linked to a shared memory. The shared memory may also be accessible to a different graph processing server. The graph processing server may compute an updated vertex value for a graph portion handled by the graph processing server and flush the updated vertex value to the shared memory, for retrieval by the different graph processing server. The graph processing server may also notify the different graph processing server indicating that the updated vertex value has been flushed to the shared memory.