-
公开(公告)号:US12068690B2
公开(公告)日:2024-08-20
申请号:US18453747
申请日:2023-08-22
Inventor: Malcolm Blyth
IPC: H02M3/158 , G01R19/165 , H02M1/00 , H02M3/157 , H03K3/0233 , H03K5/24
CPC classification number: H02M3/158 , G01R19/16538 , H02M1/0009 , H02M3/157 , H03K3/02337 , H03K5/24
Abstract: Control circuitry for controlling a current through an inductor of a power converter, the control circuitry comprising: comparison circuitry configured to compare a measurement signal, indicative of a current through the inductor during a charging phase of the power converter, to a signal indicative of a target average current through the inductor for the charging phase and to output a comparison signal based on said comparison; detection circuitry configured to detect, based on the comparison signal, a crossing time indicative of a time at which the current through the inductor during the charging phase is equal to the target average current for the charging phase; and current control circuitry configured to control a current through the inductor during a subsequent charging phase based on the crossing time.
-
公开(公告)号:US11990896B2
公开(公告)日:2024-05-21
申请号:US17874357
申请日:2022-07-27
Inventor: Axel Thomsen , Eric J. King , Thomas H. Hoff , John L. Melanson , Angus Black , Ross C. Morgan , Malcolm Blyth
IPC: H03K17/687 , H02M3/158 , H02N2/00
CPC classification number: H03K17/6871 , H02M3/158 , H02N2/0075
Abstract: This application relates to methods and apparatus for driving a transducer with switching drivers. A switching driver has first and second supply node for receiving supply voltages and includes an output bridge stage, a capacitor and a network of switches. The network of switches is operable in different switch states to provide different switching voltages to the output bridge stage. A controller is configured to control the switch state of the network of switches and a duty cycle of output switches of the output bridge stage based on an input signal to generate an output signal for driving the transducer.
-
公开(公告)号:US12199514B1
公开(公告)日:2025-01-14
申请号:US18698674
申请日:2022-11-29
Inventor: Malcolm Blyth , John B. Bowlerwell , Alastair M. Boomer , Holger Haiplik
Abstract: Current detection circuitry for generating an average inductor current signal indicative of an average inductor current during an operational cycle of power converter circuitry, the current detection circuitry comprising: circuitry for generating a peak inductor current signal indicative of a peak inductor current during the operational cycle; and circuitry for applying a ripple current estimate signal, indicative of an estimate of half of a ripple current in the power converter circuitry, to the peak inductor current signal to generate the average inductor current signal, wherein the ripple current is equal to a difference between the average inductor current and the peak inductor current.
-
公开(公告)号:US12040710B2
公开(公告)日:2024-07-16
申请号:US17699269
申请日:2022-03-21
Inventor: John B. Bowlerwell , Alastair M. Boomer , Holger Haiplik , Malcolm Blyth
CPC classification number: H02M3/158 , G01R27/2611 , H02M1/0009
Abstract: Circuitry for estimating an inductance of an inductor in power converter circuitry, the circuitry comprising: circuitry for generating a peak inductor current signal indicative of a peak inductor current during an operational cycle of the power converter circuitry; circuitry for generating a ripple current estimate signal, indicative of an estimate of a ripple current in the power converter circuitry; and circuitry for applying the ripple current estimate signal to the peak inductor current signal to generate an average inductor current threshold signal indicative of an estimated average inductor current in the power converter circuitry during the operational cycle, wherein the ripple current estimate signal is based on: a duration of a charging phase of operation of the power converter circuitry; a voltage across the inductor; and an inductance value for the inductor; and wherein the circuitry for generating the ripple current estimate signal is operative to select an inductance value for the inductor for which the estimated average inductor current is equal to an actual average inductor current during the operational cycle to generate a value for the actual inductance of the inductor.
-
公开(公告)号:US11784565B2
公开(公告)日:2023-10-10
申请号:US17245188
申请日:2021-04-30
Inventor: Malcolm Blyth
IPC: H02M3/158 , H02M3/157 , H03K3/0233 , H03K5/24 , G01R19/165 , H02M1/00
CPC classification number: H02M3/158 , G01R19/16538 , H02M1/0009 , H02M3/157 , H03K3/02337 , H03K5/24
Abstract: Control circuitry for controlling a current through an inductor of a power converter, the control circuitry comprising: comparison circuitry configured to compare a measurement signal, indicative of a current through the inductor during a charging phase of the power converter, to a signal indicative of a target average current through the inductor for the charging phase and to output a comparison signal based on said comparison; detection circuitry configured to detect, based on the comparison signal, a crossing time indicative of a time at which the current through the inductor during the charging phase is equal to the target average current for the charging phase; and current control circuitry configured to control a current through the inductor during a subsequent charging phase based on the crossing time.
-
公开(公告)号:US09800206B2
公开(公告)日:2017-10-24
申请号:US15165737
申请日:2016-05-26
Inventor: Malcolm Blyth , Graeme Gordon Mackay
CPC classification number: H03F1/0227 , H03F3/183 , H03F3/68 , H03F2200/03 , H03F2200/102
Abstract: Methods and apparatus for detection and tracking of a signal envelope. The circuit comprises absolute value circuitry configured to receive data samples and output a first value corresponding to the magnitude of said data samples. An envelope tracker maintains an envelope output value and compares the first value to the current envelope output value and modifies the envelope output value based on said comparison to provide the envelope output value with predetermined attack and decay characteristics. The absolute value circuitry has a first input for receiving a first digital signal at a first sample rate and a second input for receiving an interpolated version of the first digital signal at a second sample rate which is higher than the first sample rate and outputs the first value based on the magnitudes of the samples received at the first input and the samples received at the second input. Using the first digital signal provides an early indication of any increases in signal envelope whereas the second digital signal can allow a more accurate estimation.
-
-
-
-
-