知搜-全球专利检索

  1. 登录
  2. 注册

搜索结果

12 条记录 (耗时 0.014 秒)

    Management interface handler to expedite module boot time in pluggable optical modules
    3.
    发明授权
    Management interface handler to expedite module boot time in pluggable optical modules 有权

    公开(公告)号：US11099339B1

    公开(公告)日：2021-08-24

    申请号：US16917005

    申请日：2020-06-30

    申请人： Ciena Corporation

    发明人： Michael J. Wingrove ,  David Peter Johnson ,  Eric Maniloff ,  Munjeen Khan ,  Fenggao Xu

    IPC分类号： H04B10/00 ,  G02B6/42 ,  H04B10/079 ,  H04B10/40

    摘要： A pluggable optical module includes one or more optical interfaces; an interface for electrically connecting to a host device; and a processor configured to, subsequent to insertion of the pluggable optical module in a host device and performance of a first stage of boot loader, execute an early management interface handler that supports access to management memory on the pluggable optical module by the host device, and continue a boot process of the pluggable optical module including loading an operating system and application software for control and management of the pluggable optical module, wherein the early management interface handler supports queries and provisioning requests from the host device while the boot process is performed. The early management interface handler is loaded after insertion, within less time than required by the full boot process.

    POWER MANAGEMENT
    4.
    发明申请
    POWER MANAGEMENT 审中-公开

    公开(公告)号：US20180316223A1

    公开(公告)日：2018-11-01

    申请号：US15582123

    申请日：2017-04-28

    申请人： Ciena Corporation

    发明人： Michael J. Wingrove ,  Matthew William Connolly

    IPC分类号： H02J13/00 ,  H04W52/02

    摘要： A method for power management that includes: determining, by a network device, a maximum current rating of a first power distribution unit (PDU) driven by a first direct current (DC) power plant including multiple backup batteries; determining multiple power ratings for multiple line modules in the network device, where the multiple line modules are connected to a first feed from the first PDU and a second feed from a second PDU; calculating, by the network device, a maximum aggregate current for the multiple line modules based on the multiple power ratings and a shutdown voltage corresponding to the multiple backup batteries; and allocating, in response to the maximum aggregate current exceeding the maximum current rating, a first current threshold to a first line module and a second current threshold to a second line module.

    POWER FEED ENTRY CIRCUIT FOR TELECOMMUNICATION APPLICATIONS
    7.
    发明申请
    POWER FEED ENTRY CIRCUIT FOR TELECOMMUNICATION APPLICATIONS 审中-公开
    电力供电电路用于电信应用

    公开(公告)号：US20140117774A1

    公开(公告)日：2014-05-01

    申请号：US13666592

    申请日：2012-11-01

    申请人： CIENA CORPORATION

    发明人： Terrence M. McGill, SR. ,  Richard M. Hobbs ,  Michael J. Wingrove

    IPC分类号： H02B1/24

    CPC分类号： H04B3/44 ,  Y10T307/74

    摘要： A power feed entry circuit, a module with the power feed entry circuit, and a daughter board with the power feed entry circuit include a first circuit coupled to inputs and outputs, wherein the first circuit is configured for power connections, return isolation relays, diode Or-ing, and output status-indication light-emitting diodes (LEDs); a second circuit coupled to the first circuit, the inputs, and the outputs, wherein the second circuit is configured with a hot swappable controller and provides common-mode and differential mode power line filtering; a third circuit coupled to the first circuit, wherein the third circuit is configured for alarm monitoring of the first circuit and the second circuit; and a fourth circuit coupled to the first circuit and the third circuit, wherein the fourth circuit comprises a dual feed high and low active field effect transistor Or-ing circuit.

    摘要翻译： 馈电进入电路，具有电力馈电进入电路的模块和具有电力馈电进入电路的子板包括耦合到输入和输出的第一电路，其中第一电路被配置用于电源连接，返回隔离继电器，二极管 和输出状态指示发光二极管（LED）; 耦合到第一电路，输入和输出的第二电路，其中第二电路配置有热插拔控制器，并提供共模和差模电力线滤波; 耦合到所述第一电路的第三电路，其中所述第三电路被配置用于对所述第一电路和所述第二电路进行警报监视; 以及耦合到所述第一电路和所述第三电路的第四电路，其中所述第四电路包括双馈电高和低有源场效应晶体管施加电路。