-
公开(公告)号:US20240098655A1
公开(公告)日:2024-03-21
申请号:US17947964
申请日:2022-09-19
Applicant: Apple Inc.
CPC classification number: H04W52/367 , H04W52/0245
Abstract: Techniques described herein are directed toward smart external interference detection and avoidance. An example method includes determining a first received signal strength indicator (RSSI) value of a received first signal across a radio band, wherein the first RSSI value is based at least in part on a second signal transmitted by an interfering device. The first received RSSI value is compared with a threshold value. A first gain adjustment value is determined for a receiver chain of the first computing device and a second gain adjustment value of a transmitter chain based at least in part on the comparison. A first gain of a first amplifier of the receiver chain is adjusted based at least in part on the first gain adjustment value. A second gain of a second amplifier of the transmitter chain is adjusted based at least in part on the second gain adjustment value.
-
公开(公告)号:US20230089050A1
公开(公告)日:2023-03-23
申请号:US17947674
申请日:2022-09-19
Applicant: Apple Inc.
Abstract: A transmitter of an electronic device may include one or more intermediate frequency stage circuitries. Processing circuitry may select one or more intermediate frequency stage circuitries of the transmitter that output one or more intermediate frequency signals that cause interference with a signal received by a receiver of the electronic device. The processing circuitry may adjust settings of the one or more intermediate frequency stage circuitries to reduce interference with the signal received by the receiver and store the settings. Subsequently, the processing circuitry may receive an indication of an operational mode of the receiver and apply the settings to the one or more intermediate frequency stage circuitries based on the indication.
-
公开(公告)号:US12107328B2
公开(公告)日:2024-10-01
申请号:US17828859
申请日:2022-05-31
Applicant: Apple Inc.
Inventor: Siddharth Ravichandran , Puneeth Prahalad , Vijaykrishnan Ramakrishnan , Sathish Shanbhag Kota
CPC classification number: H01Q1/48 , H01Q1/2291 , H01Q1/521
Abstract: An electronic device may include wireless circuitry having one or more antennas. An antenna ground for an antenna may be formed from two separate conductive ground structures coupled to each other via a conductive interconnect structure. A slot element may be formed in one of the conductive ground structures to reject signals at one or more victim frequencies resulting from spurious signals generated by a non-ohmic contact formed between the conductive interconnect structure and the one of the conductive ground structures. The conductive interconnect structure may overlap and excite the slot element, which serves as an ineffective radiator at the one or more victim frequencies.
-
公开(公告)号:US20230387584A1
公开(公告)日:2023-11-30
申请号:US17828859
申请日:2022-05-31
Applicant: Apple Inc.
Inventor: Siddharth Ravichandran , Puneeth Prahalad , Vijaykrishnan Ramakrishnan , Sathish Shanbhag Kota
CPC classification number: H01Q1/48 , H01Q1/521 , H01Q1/2291
Abstract: An electronic device may include wireless circuitry having one or more antennas. An antenna ground for an antenna may be formed from two separate conductive ground structures coupled to each other via a conductive interconnect structure. A slot element may be formed in one of the conductive ground structures to reject signals at one or more victim frequencies resulting from spurious signals generated by a non-ohmic contact formed between the conductive interconnect structure and the one of the conductive ground structures. The conductive interconnect structure may overlap and excite the slot element, which serves as an ineffective radiator at the one or more victim frequencies.
-
公开(公告)号:US20230089303A1
公开(公告)日:2023-03-23
申请号:US17880364
申请日:2022-08-03
Applicant: Apple Inc.
Abstract: A transmitter of an electronic device may include one or more intermediate frequency stage circuitries. Processing circuitry may select one or more intermediate frequency stage circuitries of the transmitter that output one or more intermediate frequency signals that cause interference with a signal received by a receiver of the electronic device. The processing circuitry may adjust settings of the one or more intermediate frequency stage circuitries to reduce interference with the signal received by the receiver and store the settings. Subsequently, the processing circuitry may receive an indication of an operational mode of the receiver and apply the settings to the one or more intermediate frequency stage circuitries based on the indication.
-
-
-
-