-
公开(公告)号：US11650825B2
公开(公告)日：2023-05-16
申请号：US17668869
申请日：2022-02-10
Applicant: Apple Inc.
Inventor： Aditya Kesiraju , Rajdeep L. Bhuyar , Ran A. Chachick , Andrew J. Beaumont-Smith
CPC classification number: G06F9/3877 , G06F9/30087 , G06F9/3838
Abstract: An instruction set architecture including instructions for a processor and instructions for a coprocessor may include synchronizing instructions that may be used to begin and end instruction sequences that include coprocessor instructions (coprocessor sequences). If a terminating synchronizing instruction is followed by an initial synchronizing instruction and the pair are detected in the coprocessor concurrently, the coprocessor may suppress execution of the pair of instructions.
-
公开(公告)号：US20250103338A1
公开(公告)日：2025-03-27
申请号：US18628403
申请日：2024-04-05
Applicant: Apple Inc.
Inventor： Ran Aharon Chachick , Rajdeep L. Bhuyar , Kanghong Yan
IPC: G06F9/30
Abstract: Techniques are disclosed involving operand management using a fusion buffer. A processor includes operand management circuitry, where the operand management circuitry includes a fusion buffer, and execution circuitry. In one embodiment, the operand management circuitry is configured to detect a first storage instruction operation that is executable to store operand values usable by one or more consumer instruction operations and store the first storage instruction operation in the fusion buffer. In response to detecting a drop condition associated with the first storage instruction operation, the operand management circuitry is configured to remove the first storage instruction operation from the fusion buffer without forwarding the first storage instruction operation for execution. In response to detecting a buffer vacate condition and not detecting the drop condition the operand management circuitry is configured to forward the first storage instruction operation for execution by the execution circuitry.
-
公开(公告)号：US20220083343A1
公开(公告)日：2022-03-17
申请号：US17532072
申请日：2021-11-22
Applicant: Apple Inc.
Inventor： Aditya Kesiraju , Andrew J. Beaumont-Smith , Brian P. Lilly , James Vash , Jason M. Kassoff , Krishna C. Potnuru , Rajdeep L. Bhuyar , Ran A. Chachick , Tyler J. Huberty , Derek R. Kumar
Abstract: A system may include a plurality of processors and a coprocessor. A plurality of coprocessor context priority registers corresponding to a plurality of contexts supported by the coprocessor may be included. The plurality of processors may use the plurality of contexts, and may program the coprocessor context priority register corresponding to a context with a value specifying a priority of the context relative to other contexts. An arbiter may arbitrate among instructions issued by the plurality of processors based on the priorities in the plurality of coprocessor context priority registers. In one embodiment, real-time threads may be assigned higher priorities than bulk processing tasks, improving bandwidth allocated to the real-time threads as compared to the bulk tasks.
-
Patent Agency Ranking
公开(公告)号：US11768690B2
公开(公告)日：2023-09-26
申请号：US17532072
申请日：2021-11-22
Applicant: Apple Inc.
Inventor： Aditya Kesiraju , Andrew J. Beaumont-Smith , Brian P. Lilly , James Vash , Jason M. Kassoff , Krishna C. Potnuru , Rajdeep L. Bhuyar , Ran A. Chachick , Tyler J. Huberty , Derek R. Kumar
CPC classification number: G06F9/3877 , G06F9/3009 , G06F9/3836 , G06F9/3863 , G06F9/3881 , G06F9/4887 , G06F11/3024 , G06F9/3879
Abstract: A system may include a plurality of processors and a coprocessor. A plurality of coprocessor context priority registers corresponding to a plurality of contexts supported by the coprocessor may be included. The plurality of processors may use the plurality of contexts, and may program the coprocessor context priority register corresponding to a context with a value specifying a priority of the context relative to other contexts. An arbiter may arbitrate among instructions issued by the plurality of processors based on the priorities in the plurality of coprocessor context priority registers. In one embodiment, real-time threads may be assigned higher priorities than bulk processing tasks, improving bandwidth allocated to the real-time threads as compared to the bulk tasks.
-
公开(公告)号：US11210104B1
公开(公告)日：2021-12-28
申请号：US17018963
申请日：2020-09-11
Applicant: Apple Inc.
Inventor： Aditya Kesiraju , Andrew J. Beaumont-Smith , Brian P. Lilly , James Vash , Jason M. Kassoff , Krishna C. Potnuru , Rajdeep L. Bhuyar , Ran A. Chachick , Tyler J. Huberty , Derek R. Kumar
Abstract: A system may include a plurality of processors and a coprocessor. A plurality of coprocessor context priority registers corresponding to a plurality of contexts supported by the coprocessor may be included. The plurality of processors may use the plurality of contexts, and may program the coprocessor context priority register corresponding to a context with a value specifying a priority of the context relative to other contexts. An arbiter may arbitrate among instructions issued by the plurality of processors based on the priorities in the plurality of coprocessor context priority registers. In one embodiment, real-time threads may be assigned higher priorities than bulk processing tasks, improving bandwidth allocated to the real-time threads as compared to the bulk tasks.
-
公开(公告)号：US20250103551A1
公开(公告)日：2025-03-27
申请号：US18628460
申请日：2024-04-05
Applicant: Apple Inc.
Inventor： Kanghong Yan , Rajdeep L. Bhuyar , Ran Aharon Chachick
IPC: G06F15/80
Abstract: Techniques are disclosed involving interleaving and de-interleaving of operands. An embodiment of an apparatus includes an array storage circuit and a control circuit. The array storage circuit is configured to store elements of an array having a plurality of rows and a plurality of columns. The control circuit is configured to write multiple input vectors to the array storage circuit such that elements of a given input vector are split among multiple columns of the plurality of columns and a given row of the plurality of rows has interleaved elements of the multiple input vectors. The control circuit is further configured to output data corresponding to rows of the array to form one or more result values.
-
公开(公告)号：US20220214887A1
公开(公告)日：2022-07-07
申请号：US17668869
申请日：2022-02-10
Applicant: Apple Inc.
Inventor： Aditya Kesiraju , Rajdeep L. Bhuyar , Ran A. Chachick , Andrew J. Beaumont-Smith
Abstract: An instruction set architecture including instructions for a processor and instructions for a coprocessor may include synchronizing instructions that may be used to begin and end instruction sequences that include coprocessor instructions (coprocessor sequences). If a terminating synchronizing instruction is followed by an initial synchronizing instruction and the pair are detected in the coprocessor concurrently, the coprocessor may suppress execution of the pair of instructions.
-
公开(公告)号：US11249766B1
公开(公告)日：2022-02-15
申请号：US17077654
申请日：2020-10-22
Applicant: Apple Inc.
Inventor： Aditya Kesiraju , Rajdeep L. Bhuyar , Ran A. Chachick , Andrew J. Beaumont-Smith
Abstract: An instruction set architecture including instructions for a processor and instructions for a coprocessor may include synchronizing instructions that may be used to begin and end instruction sequences that include coprocessor instructions (coprocessor sequences). If a terminating synchronizing instruction is followed by an initial synchronizing instruction and the pair are detected in the coprocessor concurrently, the coprocessor may suppress execution of the pair of instructions.
-
-
-
-
-
-
-
Search Results
8
records
(took 0.027 seconds)
