Abstract:
A circuit arrangement for an indirectly controlled exchange, in particular a telephone exchange, is provided with central control devices and, on the occurrence of a fault signal, for the retention of the operating states currently prevailing in the exchange, items of test data concerning the electrical states at specific test points are input into a memory, for which purpose the operating state prevailing in the exchange is temporarily maintained. The circuit arrangement includes two parallel operating control devices, each of which has a data bus and is additionally equipped with a status memory which serves to accommodate test data. The status memory includes an input which is connected to the respective data bus and an output which is connected to the data bus of the other control device. Each status memory is connected to at least one device which supplies fault signals and also to terminals which supply control signals of the control devices. As a result of a control signal which follows a fault signal the entire test data contained in the two status memories is transferred into two working memories of the two control devices. In each of the two control devices test data corresponding to one another are compared and the test data, together with the comparison results are fed, for further analysis, from each control device to its output device.