-
公开(公告)号:US11277455B2
公开(公告)日:2022-03-15
申请号:US16430457
申请日:2019-06-04
发明人: Dotan David Levi , Alex Vainman , Natan Manevich , Nir Nitzani , Ilan Smith , Richard Hastie , Noam Bloch , Lior Narkis , Rafi Weiner
IPC分类号: H04L29/06 , H04L12/861 , H04L12/851 , H04L12/841 , H04L12/801 , H04L12/823 , H04L65/613 , H04L65/80 , H04L67/01 , H04L49/90 , H04L47/2441 , H04L47/28 , H04L47/34 , H04L47/32 , H04L29/08 , H04L67/06
摘要: A method including configuring a transmit process to store information including a queue of packets to be transmitted, the queue defining transmit process packets to be transmitted, each packet associated with a transmission time, and configuring a synchronization process to receive from the transmit process at least some of the information. The synchronization process performs one of: A) accessing a dummy send queue and a completion queue, and transmitting one or more of the transmit process packets in accordance with a completion queue entry in the completion queue, and B) sends a doorbell to transmission hardware at a time when at least one of the transmit process packets is to be transmitted, the synchronization process including a master queue configured to store transmission entries, each transmission entry including a transmit process indicator and an indication of transmit process packets to be transmitted. Related apparatus and methods are also described.
-
72.
公开(公告)号:US11249724B1
公开(公告)日:2022-02-15
申请号:US16553454
申请日:2019-08-28
申请人: Habana Labs Ltd.
发明人: Shlomo Raikin , Ron Shalev , Sergei Gofman , Ran Halutz , Nadav Klein
IPC分类号: G06F9/30 , G06F7/57 , G06F7/505 , G11C11/409 , G06F7/46
摘要: A computational apparatus includes a memory unit and Read-Modify-Write (RMW) logic. The memory unit is configured to hold a data value. The RMW logic, which is coupled to the memory unit, is configured to perform an atomic RMW operation on the data value stored in the memory unit.
-
公开(公告)号:US11240846B2
公开(公告)日:2022-02-01
申请号:US16783196
申请日:2020-02-06
发明人: Eran Shpak
IPC分类号: H04B7/204 , H04W74/08 , H04L5/00 , H04L29/12 , H04W4/029 , H04W84/12 , H04W64/00 , H04L27/26
摘要: A method for communication includes detecting, at a first station in a wireless network, a beacon transmitted over the wireless network by a second station having multiple antennas. In response to the beacon, a request-to-send (RTS) frame is transmitted over the wireless network using a multi-carrier modulation scheme from the first station to the second station. The first station receives a clear-to-send (CTS) frame transmitted over the wireless network, in response to the RTS frame, by the second station via the multiple antennas using the multi-carrier modulation scheme, and estimates an angle of transmission from the second station to the first station based on the received CTS frame.
-
公开(公告)号:US11218413B2
公开(公告)日:2022-01-04
申请号:US16683302
申请日:2019-11-14
发明人: Yuval Shpigelman , Roee Moyal , Shahrazad Hleihel , Kobi Pines
IPC分类号: H04L1/00 , H04L12/825 , H04L12/841 , H04L12/823 , H04L12/861
摘要: A network adapter includes a receive (RX) pipeline, a transmit (TX) pipeline, hardware-implemented congestion-control circuitry, and a congestion-control processor. The RX pipeline is configured to receive packets from a network and process the received packets. The TX pipeline is configured to transmit packets to the network. The hardware-implemented congestion-control circuitry is configured to receive, from the TX pipeline and from the RX pipeline, Congestion-Control (CC) events derived from at least some of the packets transmitted to the network and from at least some of the packets received from the network, and to pre-process the CC events. The congestion-control processor is configured to receive the pre-processed CC events from the congestion-control circuitry, and to throttle a transmission rate of the packets transmitted to the network by the TX pipeline responsively to the pre-processed CC events.
-
公开(公告)号:US11218397B2
公开(公告)日:2022-01-04
申请号:US16258600
申请日:2019-01-27
发明人: Peter Paneah , Yoni Galezer , Vladimir Vainer
摘要: An apparatus includes a processor, a first interface configured to connect to a bus of the apparatus, a second interface configured to communicate over a packet network, and circuitry. The circuitry is configured to, in a first operational mode, exchange data between the processor and one or more remote devices over the packet network, via the second interface, and in a second operational mode, monitor the bus using the first interface, detect a predefined trigger event occurring on the bus and, in response to detecting the trigger event, log one or more transactions on the bus that are adjacent to the trigger event and generate one or more protocol-analysis packets comprising at least part of the logged transactions.
-
公开(公告)号:US11215688B2
公开(公告)日:2022-01-04
申请号:US16332362
申请日:2017-09-13
发明人: Eran Shpak
摘要: A method for signal processing includes receiving at a given location at least first and second signals transmitted respectively from at least first and second antennas (34) of a wireless transmitter (24). The at least first and second signals encode identical data using a multi-carrier encoding scheme with a predefined cyclic delay between the transmitted signals. The received first and second signals are processed, using the cyclic delay, in order to derive a measure of a phase delay between the first and second signals. Based on the measure of the phase delay, an angle of departure (θ) of the first and second signals from the wireless transmitter to the given location is estimated.
-
公开(公告)号:USD937492S1
公开(公告)日:2021-11-30
申请号:US29736132
申请日:2020-05-28
申请人: Yoav Michaely
设计人: Sharon Icek , Yoav Michaely , Dan Menoim , Einav Gilat
-
公开(公告)号:US11190486B2
公开(公告)日:2021-11-30
申请号:US16535113
申请日:2019-08-08
发明人: Lior Frenkel
IPC分类号: H04L29/06
摘要: In one embodiment, a secure network system includes a two-way bridge connecting a protected packet data network with an external packet data network so as so allow bidirectional communication between the protected and external networks, a one-way link unidirectionally connecting the protected network to the external network and physically configured to carry signals in one direction from the protected network to the external network and to be incapable of carrying signals in the opposite direction from the external packet data network to the protected packet data network, and a security server to receive an indication of a security threat to at least one of the networks, and in response to the indication, to deactivate the two-way bridge and activate the one-way link so as to prevent the protected network from receiving packets from the external network while allowing forwarding of packets from the protected network to the external network.
-
公开(公告)号:US11184439B2
公开(公告)日:2021-11-23
申请号:US16827912
申请日:2020-03-24
发明人: Haggai Eran , Dotan David Levi , Maxim Fudim , Liran Liss
IPC分类号: H04L29/08 , G06F13/28 , G06F15/173
摘要: A network node includes a bus switching element, and a network adapter, an accelerator and a host, all coupled to communicate via the bus switching element. The network adapter is configured to communicate with remote nodes over a communication network. The host is configured to establish a RDMA link between the accelerator and the RDMA endpoint by creating a Queue Pair (QP) to be used by the accelerator for communication with the RDMA endpoint via the RDMA link. The accelerator is configured to exchange data, via the network adapter, between a memory of the accelerator and a memory of the RDMA endpoint.
-
公开(公告)号:US11182205B2
公开(公告)日:2021-11-23
申请号:US16237755
申请日:2019-01-02
发明人: Amir Rosen , Tsofia Eshel
摘要: An apparatus includes multiple processors, a classifier and queue management logic. The classifier is configured to classify tasks, which are received for execution by the processors, into multiple processor queues, each processor queue associated with a single processor or thread, and configured to temporarily store task entries that represent the tasks, and to send the tasks for execution by the associated processors. The queue management logic is configured to set, based on queue-lengths of the queues, an affinity strictness measure that quantifies a strictness with which the tasks of a same classified queue are to be processed by a same processor, and to assign the task entries to the queues while complying with the affinity strictness measure.
-
-
-
-
-
-
-
-
-