METHOD AND APPARATUS FOR STORAGE DEVICE LATENCY/BANDWIDTH SELF MONITORING

    公开(公告)号:US20170344284A1

    公开(公告)日:2017-11-30

    申请号:US15225811

    申请日:2016-08-01

    Abstract: A storage device (220) is described. The storage device (220) may store data in a storage memory (445), and may have a host interface (420) to manage communications between the storage device (220) and a host machine (110, 115, 120, 125, 130). The storage device (220) may also include a translation layer (430) to translate addresses between the host machine (110, 115, 120, 125, 130) and the storage memory (445), and a storage interface (440) to access data from the storage memory (445). An in-storage monitoring engine (425) may determine characteristics (605, 610, 615) of the storage device (220), such as latency (605), bandwidth (610), and retention (615).

    SYSTEMS AND METHODS FOR RELIABILITY-BASED MEMORY POOL MANAGEMENT

    公开(公告)号:US20250077093A1

    公开(公告)日:2025-03-06

    申请号:US18524121

    申请日:2023-11-30

    Abstract: Provided is a method for memory pool management, the method including receiving, by a memory-pool manager, a memory request from an application, the memory-pool manager being communicatively coupled to a memory pool including a first memory module, of a first type, and a second memory module, of a second type, the first type being different from the second type, determining, by the memory-pool manager, based on the memory request, an error tolerance associated with the application, and allocating a memory space from the first memory module or from the second memory module to the application based on the error tolerance.

    HIERARCHICAL MEMORY SYSTEM
    44.
    发明公开

    公开(公告)号:US20240338324A1

    公开(公告)日:2024-10-10

    申请号:US18334981

    申请日:2023-06-14

    CPC classification number: G06F12/123

    Abstract: A hierarchical memory system and method. In some embodiments, the method includes: demoting a first page of data from a fast memory to a slow memory; promoting the first page of data from the slow memory to an intermediate memory zone; and promoting the first page of data from the intermediate memory zone to the fast memory, wherein the intermediate memory zone includes a virtual zone within the slow memory.

    SYSTEMS AND METHODS FOR COMPUTATIONAL ACCELERATION

    公开(公告)号:US20240152466A1

    公开(公告)日:2024-05-09

    申请号:US18092925

    申请日:2023-01-03

    CPC classification number: G06F12/109 G06F2212/1041

    Abstract: A system is described. The system may include a host processor, a host memory connected to the host processor, and a storage device connected to the host processor. An accelerator may communicate with the host processor. The accelerator may produce an output. The accelerator may also include a local memory, which may include a first region and a second region. The first region of the local memory of the accelerator may support a first mode, and the second region of the local memory of the accelerator may support a second mode. The accelerator may store the output of the accelerator in a destination, which may include the host memory, the storage device, the first region of the local memory of the accelerator, or the second region of the local memory of the accelerator.

    SYSTEMS, METHODS, AND DEVICES FOR ACCESSING A DEVICE OPERATING SYSTEM OVER AN INTERCONNECT

    公开(公告)号:US20240086339A1

    公开(公告)日:2024-03-14

    申请号:US18513490

    申请日:2023-11-17

    CPC classification number: G06F13/102 G06F9/44505

    Abstract: A method for communicating with a device may include running, at a device, an operating system, communicating, using a first function of an interconnect, with the device, and communicating, using a second function of the interconnect, with the operating system. The operating system may include communication logic, and the communicating with the operating may include communicating with the communication logic. The communication logic may one or more terminal support drivers, and the communicating with the communication logic may include communicating with the one or more terminal support drivers using a terminal application. The terminal application may run on a host. The second function of the interconnect may be configured to operate with a controller. The communicating with the operating system may include communicating with the operating system based on a privilege information. The host may be a management controller. The method may further include controlling, using the second function of the interconnect, a program on the operating system.

    NEURAL NETWORK TRAINING WITH ACCELERATION
    48.
    发明公开

    公开(公告)号:US20230147472A1

    公开(公告)日:2023-05-11

    申请号:US17670044

    申请日:2022-02-11

    Abstract: A system and method for training a neural network. In some embodiments, the system includes: a graphics processing unit cluster; and a computational storage cluster connected to the graphics processing unit cluster by a cache-coherent system interconnect. The graphics processing unit cluster may include one or more graphics processing units. The computational storage cluster may include one or more computational storage devices. A first computational storage device of the one or more computational storage devices may be configured to (i) store an embedding table, (ii) receive an index vector including a first index and a second index; and (iii) calculate an embedded vector based on: a first row of the embedding table, corresponding to the first index, and a second row of the embedding table, corresponding to the second index.

    SYSTEMS, METHODS, AND DEVICES FOR ACCESSING A DEVICE OPERATING SYSTEM OVER AN INTERCONNECT

    公开(公告)号:US20230123082A1

    公开(公告)日:2023-04-20

    申请号:US17522899

    申请日:2021-11-09

    Abstract: A method for communicating with a device may include running, at a device, an operating system, communicating, using a first function of an interconnect, with the device, and communicating, using a second function of the interconnect, with the operating system. The operating system may include communication logic, and the communicating with the operating may include communicating with the communication logic. The communication logic may one or more terminal support drivers, and the communicating with the communication logic may include communicating with the one or more terminal support drivers using a terminal application. The terminal application may run on a host. The second function of the interconnect may be configured to operate with a controller. The communicating with the operating system may include communicating with the operating system based on a privilege information. The host may be a management controller. The method may further include controlling, using the second function of the interconnect, a program on the operating system.

    SYSTEMS, METHODS, AND APPARATUS FOR TRANSFERRING DATA BETWEEN INTERCONNECTED DEVICES

    公开(公告)号:US20230057633A1

    公开(公告)日:2023-02-23

    申请号:US17496759

    申请日:2021-10-07

    Abstract: A method for transferring data may include writing, from a producing device, data to a storage device through an interconnect, determining a consumer device for the data, prefetching the data from the storage device, and transferring, based on the determining, the data to the consumer device through the interconnect. The method may further comprise receiving, at a prefetcher for the storage device, an indication of a relationship between the producing device and the consumer device, and determining the consumer device based on the indication. The method may further comprise placing the data in a stream at the storage device based on the relationship between the producing device and the consumer device. The indication may be provided by an application associated with the consumer device. Receiving the indication may include receiving the indication through a coherent memory protocol for the interconnect.

Patent Agency Ranking