-
21.发明授权Systems and methods for data dependent inter-track interference cancellation 有权用于数据相关的轨道间干扰消除的系统和方法公开(公告)号：US08970976B1
公开(公告)日：2015-03-03
申请号：US14062808
申请日：2013-10-24
申请人： LSI Corporation
CPC分类号： G11B20/10268 , G11B20/10009 , G11B20/10046
摘要： Systems, methods, devices, circuits for data processing, and more particularly to systems and methods for reducing inter-track interference in relation to processing data retrieved from a storage medium.
摘要翻译： 用于数据处理的系统，方法，设备，电路，更具体地涉及用于减少与从存储介质检索的处理数据相关的轨道间干扰的系统和方法。
-
公开(公告)号：US20150012800A1
公开(公告)日：2015-01-08
申请号：US13952415
申请日：2013-07-26
申请人： LSI Corporation
IPC分类号： G06F11/07
CPC分类号： G11B20/1833 , G11B20/10268 , H03M13/1102 , H03M13/1515 , H03M13/2957 , H03M13/3723 , H03M13/3738 , H03M13/3746 , H03M13/3753 , H03M13/6325 , H03M13/6343
摘要： A data processing system is disclosed including a data detector, a data decoder and an alignment detector. The data detector is operable to apply a data detection algorithm to generate detected values for a data sector. The data decoder is operable to apply a data decode algorithm to a decoder input derived from the detected values to yield decoded values. The alignment detector is operable to calculate an offset between multiple versions of the data sector by correlating the multiple versions.
摘要翻译： 公开了一种数据处理系统，包括数据检测器，数据解码器和对准检测器。 数据检测器可操作以应用数据检测算法来产生数据扇区的检测值。 数据解码器可操作以将数据解码算法应用于从检测值导出的解码器输入，以产生解码值。 对准检测器可操作以通过关联多个版本来计算数据扇区的多个版本之间的偏移。
-
公开(公告)号：US08817402B2
公开(公告)日：2014-08-26
申请号：US13719615
申请日：2012-12-19
申请人： LSI Corporation
CPC分类号： G11B20/10222
摘要： An apparatus having a controller and a preamplifier is disclosed. The controller may be configured to generate information on a serial bus coupled to a preamplifier interface. The preamplifier may be configured to (i) generate a count value in response to a clock signal synchronized to a recording medium and (ii) generate a plurality of tag signals based on the information and the count value. The tag signals may gate a read operation and a write operation of the preamplifier.
摘要翻译： 公开了一种具有控制器和前置放大器的装置。 控制器可以被配置为在耦合到前置放大器接口的串行总线上产生信息。 前置放大器可以被配置为（i）响应于与记录介质同步的时钟信号产生计数值，以及（ii）基于该信息和计数值生成多个标签信号。 标签信号可以选通前置放大器的读取操作和写入操作。
-
公开(公告)号：US09281005B2
公开(公告)日：2016-03-08
申请号：US14267354
申请日：2014-05-01
申请人： LSI Corporation
CPC分类号： G11B20/10027 , G06F3/06 , G11B20/10 , G11B20/10009 , G11B20/10018 , G11B20/10222 , G11B2005/0021
摘要： A method is provided, for example, to implement multiplexed communication on an analog bus between a recording channel and a preamplifier in a storage device. A first input of read data circuitry within the recording channel is switchably connected to a first analog line of the analog bus to receive read data transmitted from the preamplifier to the recording channel over the first analog line during a read operation. In addition, a write data output of write data circuitry within the recording channel is switchably connected to the first analog line of the analog bus to transmit write data from the recording channel to the preamplifier over the first analog line during a write operation.
摘要翻译： 提供了一种方法，例如在存储设备中的记录通道和前置放大器之间的模拟总线上实现复用通信。 记录通道内的读数据电路的第一输入可切换地连接到模拟总线的第一模拟线，以便在读操作期间通过第一模拟线接收从前置放大器发送到记录通道的读数据。 此外，记录通道内的写入数据电路的写入数据输出可切换地连接到模拟总线的第一模拟线，以在写入操作期间通过第一模拟线将写入数据从记录通道传送到前置放大器。
-
25.发明授权公开(公告)号：US09025265B1
公开(公告)日：2015-05-05
申请号：US14230532
申请日：2014-03-31
申请人： LSI Corporation
CPC分类号： G11B27/36 , G11B20/10009 , G11B20/10027
摘要： A method and system for providing format savings in data sectors. The method includes receiving a signal outputted from an analog-to-digital conversion circuit. The method further includes shifting a signal phase of the signal based at least upon a corrected phase at an output of a phase loop and a phase measured when the signal was digitally sampled by the analog-to-digital conversion circuit. The method also includes adjusting a gain of the signal based at least upon a current gain loop correction and a gain correction made when the signal was digitally sampled by the analog-to-digital conversion circuit. Additionally, the method includes adjusting the signal based at least upon an output of a current offset correction and an offset correction made when the signal was digitally sampled by the analog-to-digital conversion circuit. The method also includes outputting an adjusted signal to a sync mark detector.
摘要翻译： 一种用于在数据扇区中提供格式节省的方法和系统。 该方法包括接收从模拟 - 数字转换电路输出的信号。 该方法还包括至少基于在相位环路的输出处的校正相位和当信号由模数转换电路进行数字采样时测量的相位来移位信号的信号相位。 该方法还包括至少基于当前增益环路校正和当信号被模数转换电路进行数字采样时进行的增益校正来调整信号的增益。 此外，该方法包括至少基于当前偏移校正的输出和当信号由模数转换电路进行数字采样时进行的偏移校正来调整信号。 该方法还包括将经调整的信号输出到同步标记检测器。
-
公开(公告)号：US20140334278A1
公开(公告)日：2014-11-13
申请号：US13894680
申请日：2013-05-15
申请人： LSI Corporation
发明人： Xiufeng Song , Richard Rauschmayer
IPC分类号： G11B5/60
CPC分类号： G11B5/6076 , G11B5/607
摘要： The present inventions are related to systems and methods for determining contact between two elements, and more particularly to systems and methods for determining contact between a head assembly and a storage medium.
摘要翻译： 本发明涉及用于确定两个元件之间的接触的系统和方法，更具体地涉及用于确定头部组件和存储介质之间的接触的系统和方法。
-
公开(公告)号：US08861111B1
公开(公告)日：2014-10-14
申请号：US14243810
申请日：2014-04-02
申请人： LSI Corporation
IPC分类号： G11B5/09
CPC分类号： G11B5/09 , G11B5/3977 , G11B5/4886 , G11B5/59644
摘要： A servo system includes a first equalizer circuit operable to filter digital servo data samples derived from a first read head to yield first equalized data, a second equalizer circuit operable to filter digital servo data samples derived from a second read head to yield second equalized data, a first interpolator operable to interpolate the first equalized data to yield a number of first interpolated outputs at different phases, a second interpolator operable to interpolate the second equalized data to yield a number of second interpolated outputs at different phases, and a phase tracking and signal combining circuit operable to select and combine most closely aligned signals from the first interpolated outputs and the second interpolated outputs to yield a combined servo data signal.
摘要翻译： 伺服系统包括：第一均衡器电路，可操作以对从第一读取头导出的数字伺服数据样本进行滤波，以产生第一均衡数据;第二均衡器电路，用于对从第二读取头导出的数字伺服数据样本进行滤波，得到第二均衡数据; 第一内插器，其可操作以内插所述第一均衡数据以产生在不同相位处的多个第一内插输出;第二内插器，其可操作以内插所述第二均衡数据以产生在不同相位处的多个第二内插输出，以及相位跟踪和信号 组合电路，其可操作以选择和组合来自第一内插输出和第二内插输出的最接近对齐的信号，以产生组合的伺服数据信号。
-
-
-
-
-
-
搜索结果
27 条记录 (耗时 0.017 秒)
