Method for manufacturing LTPS type TFT

    公开(公告)号:US10770487B2

    公开(公告)日:2020-09-08

    申请号:US16086019

    申请日:2018-08-07

    Abstract: The present disclosure provides an LTPS type TFT and a method for manufacturing the same. The TFT includes a first contact hole and a second contact hole, where the first contact hole and the second contact hole pass through the third insulating layer, the second insulating layer, and a portion of the first insulating layer, such that a portion of the heavily doped area is exposed. In addition, a transparent electrode is electrically connected to the source/drain electrode or the second gate electrode and a portion of the heavily doped area.

    Liquid crystal display panel, array substrate and manufacturing method thereof

    公开(公告)号:US10042211B2

    公开(公告)日:2018-08-07

    申请号:US14890677

    申请日:2015-10-21

    Inventor: Juncheng Xiao

    Abstract: The disclosure provides a liquid crystal display panel, an array substrate and a manufacturing method thereof. In the method, controllable resistance spacer layers are formed on at least one of a source doped region and a drain doped region of a low temperature polysilicon active layer, wherein when a turn-on signal is not applied to the gate layer, the controllable resistance spacer layers serve as a blocking action for a flowing current, and when the turn-on signal is applied to the gate layer, the controllable resistance spacer layers serve as a conducting action for the flowing current, such that a contact region formed of the controllable resistance spacer layers is connected the corresponding source layer and the corresponding drain through the controllable resistance spacer layers. Therefore, the disclosure is capable of effectively decreasing a leakage of a thin film transistor.

    GOA circuit and liquid crystal display device

    公开(公告)号:US09818357B2

    公开(公告)日:2017-11-14

    申请号:US14787299

    申请日:2015-08-28

    Abstract: A GOA circuit and an LCD are disclosed. The GOA circuit includes multiple cascaded GOA units and a control module. Each of the multiple cascaded GOA units is used for charging a corresponding horizontal scanning line in a display area through driving of a first stage-transferring clock, a second stage-transferring clock, a first control clock and a second control clock. The control module is used to control the gate driving signals to be reset to the first voltage level, that is an ineffective voltage level, after the GOA circuit finishes a charging for all of the horizontal scanning lines simultaneously through the starting pulse signal such that a redundant pulse signal generated on the horizontal scanning lines before the gate driving signal of the first stage GOA unit is outputted is avoided in order to ensure a normal operation of the GOA circuit.

    Gate Driver Circuit and Application Display Device Thereof

    公开(公告)号:US20170110075A1

    公开(公告)日:2017-04-20

    申请号:US15000267

    申请日:2016-01-19

    Abstract: The present disclosure provides a gate driver circuit, which includes a startup unit, a pull-up unit, a pull-down unit and an output unit. Said startup unit is used to output control signal during forward or reverse scanning. Said pull-up unit includes a first node, when said first control signal is high, said first node receives high voltage signal. Said pull-down unit includes a second node, said pull-down unit is also connected with the first node of said pull-up unit. Said output unit includes a third node and a fourth node, said third node is connected with the output terminal of said pull-up unit, said fourth node is the output terminal of said gate driver circuit, which is used to output a driving signal. The present disclosure also provides a display device which applies said gate driver circuit.

Patent Agency Ranking