-
11.
公开(公告)号:US20240244914A1
公开(公告)日:2024-07-18
申请号:US18619133
申请日:2024-03-27
Inventor: Haijun Qiu , Yangpeng Wang , Benlian Wang , Haijun Yin , Yang Wang , Yao Hu , Weinan Dai
CPC classification number: H10K59/353 , H10K59/352 , H10K71/00 , H10K71/164 , H10K71/166
Abstract: A pixel arrangement structure includes: first sub-pixels, second sub-pixels and third sub-pixels, being not overlapped but being spaced apart. The third sub-pixel includes a first edge facing the first sub-pixel, the first sub-pixel includes a second edge facing the third sub-pixel, the third sub-pixel includes a third edge facing the second sub-pixel, and the second sub-pixel includes a fourth edge facing the third sub-pixel, and shapes of the first sub-pixel and the second sub-pixel are circles, the first edge and the second edge are curved edges with a same curvature, the third edge and the fourth edge are curved edges with a same curvature; or shapes of the first sub-pixel and the second sub-pixel are octagons, at least part of the first edge is parallel to at least part of the second edge, at least part of the third edge is parallel to at least part of the fourth edge.
-
公开(公告)号:US11991828B2
公开(公告)日:2024-05-21
申请号:US17626902
申请日:2021-02-20
Inventor: Ren Xiong , Yuanzhang Zhu , Qiang Tang , Huiqiang Song , Yichen Jiang , Hang Min , Fei Shang , Haijun Qiu
IPC: H05K1/14 , G06F3/041 , H05K1/11 , H05K1/18 , G02F1/1345 , G02F1/1368 , H01L25/18 , H01R12/61 , H10K59/131
CPC classification number: H05K1/147 , G06F3/04164 , H05K1/118 , H05K1/189 , G02F1/13452 , G02F1/1368 , G06F2203/04103 , G06F2203/04107 , H01L25/18 , H01R12/61 , H05K2201/09227 , H05K2201/09409 , H05K2201/10128 , H05K2201/10136 , H10K59/131
Abstract: A display apparatus includes a display panel, a touch layer, and a flexible printed circuit (FPC) including a main FPC and a bridge FPC. A third soldering region and a fourth soldering region of the bridge FPC are respectively soldered to a first soldering region and a second soldering region of the main FPC. Ends of each first touch connection line are electrically connected to a touch chip and a first touch lead. Ends of each second touch connection line are electrically connected to a pad on the second soldering region and a second touch lead. Ends of each third touch connection line are electrically connected to a pad on the first soldering region and the touch chip. Ends of each touch transfer line are electrically connected to a pad on the third soldering region and a pad on the fourth soldering region.
-
公开(公告)号:US11955082B2
公开(公告)日:2024-04-09
申请号:US18032811
申请日:2022-05-30
Inventor: Rui Wang , Ming Hu , Haijun Qiu , Juntao Chen
IPC: G09G5/20 , G09G3/3258
CPC classification number: G09G3/3258 , G09G2300/0426 , G09G2300/0842 , G09G2310/061 , G09G2310/08
Abstract: A pixel circuit is disposed in the display substrate, the display substrate includes a display stage and a non-display stage, the pixel circuit is configured to drive the light emitting element to emit light in the display stage, and includes a first control sub-circuit, a second control sub-circuit, a third control sub-circuit, a fourth control sub-circuit, a light emitting control sub-circuit and a driving sub-circuit; the third control sub-circuit is electrically connected with a third reset signal terminal, a control signal terminal and a third node respectively, and is configured to provide a first signal to the third node in the display stage and a second signal to the third node or acquire a signal of the third node in the non-display stage under control of the third reset signal terminal.
-
公开(公告)号:US11775110B2
公开(公告)日:2023-10-03
申请号:US17599045
申请日:2021-03-10
Inventor: Yuanzhang Zhu , Ren Xiong , Qiang Tang , Guoqiang Wu , Fei Shang , Haijun Qiu
IPC: G06F3/041 , H10K59/40 , H10K59/131
CPC classification number: G06F3/04166 , G06F3/0412 , H10K59/131 , H10K59/40 , G06F2203/04107
Abstract: The present disclosure provides a display apparatus, a display panel of which includes a panel chip; a second bonding region of a main circuit board is provided with second display terminals coupled with first display terminals and second touch control terminals coupled with first touch control terminals; each of segment touch control lines includes a first segment coupled between one second touch control terminal and one main connector in a first region, and a segment coupled between a touch control chip and one main connector in a second region; a third region and a fourth region of a jumper connection circuit board are bonded with the first region and the second region respectively; the segment touch control lines are in one-to-one correspondence with jumper connection lines, each jumper connection line is coupled between one jumper connector in the third region and one jumper connector in the fourth region.
-
公开(公告)号:US11688348B2
公开(公告)日:2023-06-27
申请号:US17763598
申请日:2021-04-13
IPC: G09G3/3258
CPC classification number: G09G3/3258 , G09G2300/0426 , G09G2300/0842 , G09G2310/061
Abstract: A pixel circuit includes: a driving sub-circuit including a driving transistor and a storage capacitor; a first reset sub-circuit configured to transmit an initialization signal to a third node under control of at least a first reset signal; a writing sub-circuit configured to transmit the initialization signal to a first node under control of a first scanning signal, and write a data signal received at a data terminal to the first node and perform threshold voltage compensation on the driving transistor under control of the first scanning signal and a second scanning signal; a light-emitting device; and a light-emitting control sub-circuit configured to, under control of a first enable signal and a second enable signal, transmit a voltage signal of a first voltage terminal to a second node, and transmit a current output by the driving transistor to the light-emitting device.
-
公开(公告)号:US11342384B2
公开(公告)日:2022-05-24
申请号:US16473281
申请日:2018-12-19
Inventor: Yang Wang , Yangpeng Wang , Benlian Wang , Haijun Yin , Haijun Qiu , Yao Hu , Weinan Dai
Abstract: A pixel arrangement including: first groups of sub-pixels arranged in a first direction, each of the first groups including first sub-pixels and third sub-pixels arranged alternately; and second groups of sub-pixels arranged in the first direction, each of the second groups including third sub-pixels and second sub-pixels arranged alternately. The first groups and the second groups are alternately arranged in a second direction perpendicular to the first direction. The first groups and the second groups are arranged to form third groups of sub-pixels arranged in the second direction and fourth groups of sub-pixels arranged in the second direction. The third groups and the fourth groups are alternately arranged in the first direction. Each of the third groups includes first sub-pixels and third sub-pixels arranged alternately. Each of the fourth groups includes third sub-pixels and second sub-pixels arranged alternately.
-
公开(公告)号:US11222939B2
公开(公告)日:2022-01-11
申请号:US16080346
申请日:2017-09-29
Inventor: Young Yik Ko , Xiangdan Dong , Jinsan Park , Wenbao Gao , Guobo Yang , Haijun Qiu , Wanli Dong , Benlian Wang
Abstract: A display panel includes a display substrate, a chip-on-film provided at a bezel away from a display face of the display substrate, an insulation adhesive filled between the display substrate and the chip-on-film, and an integrated circuit chip fixed at a side of the chip-on-film away from the display substrate, the chip-on-film is fixed at the bezel away from the display face of the display substrate by the insulation adhesive, at the bezel there are a plurality of connection holes penetrating through the display substrate and the insulation adhesive, and conductive material filled in the respective connection holes, and signal lines at the bezel at the display face of the display substrate are connected with connection terminals provided at a side of the chip-on-film facing the display substrate via the conductive material.
-
18.
公开(公告)号:US20210359030A1
公开(公告)日:2021-11-18
申请号:US16469110
申请日:2018-11-14
Inventor: Haijun Qiu , Yangpeng Wang , Benlian Wang , Haijun Yin , Yang Wang , Yao Hu , Weinan Dai
Abstract: A pixel arrangement structure, an organic electroluminescent display panel, a metal mask, a display device are provided, the pixel arrangement structure including: first sub-pixels, second sub-pixels and third sub-pixels, all being not overlapped but being spaced apart; one first sub-pixels functions as a central point and other four first sub-pixels function as four vertices to define a first virtual rectangle comprising four second virtual rectangles in a 2×2 matrix in mirror symmetry; the second sub-pixels are at central points of side edges of the first virtual rectangle; two second sub-pixels at central positions of two adjacent side edges of the first virtual rectangle, one first sub-pixel at a vertice of the first virtual rectangle where the two adjacent side edges intersect, and another first sub-pixels at the central point of the first virtual rectangle define four vertices of each second virtual rectangle; the third sub-pixels are within the second virtual rectangles and each is shaped as: a concave polygon, or a closed pattern formed by continuous lines comprising curved lines.
-
公开(公告)号:US10317737B2
公开(公告)日:2019-06-11
申请号:US15101662
申请日:2015-12-22
Inventor: Wei Hu , Ni Yang , Haijun Qiu
IPC: G02F1/1339 , G02F1/1333 , G02F1/1337 , G02F1/1343 , G02F1/1362
Abstract: An array substrate, a display panel and a display device are provided. The array substrate includes a base substrate and a plurality of sub pixels arranged on the base substrate, wherein each of the sub pixels includes a first electrode, a second electrode and a plurality of spacer strips, and the plurality of spacer strips is provided below the first electrode and the second electrode. By forming spacer strips which make a pixel electrode and a common electrode protruded on the array substrate, the horizontal electric field is enhance, the longitudinal electric field is suppressed, and thus the transmittance can be improved.
-
20.
公开(公告)号:US10121403B2
公开(公告)日:2018-11-06
申请号:US15086836
申请日:2016-03-31
Inventor: Xu Lu , Yih Jen Hsu , Fei Shang , Haijun Qiu , Lijun Xiao , Shuai Hou
IPC: G09G3/20 , G09G3/3225 , G09G3/36
Abstract: The present disclosure provides a gate turn on voltage compensating circuit, a display panel, a driving method and a display apparatus thereof. The gate turn on voltage compensating circuit includes a voltage generation module, a clock control module and a chamfering module. The voltage generation module is used for correspondingly outputting generated first voltage signal and second voltage signal to a first voltage input terminal and a second voltage input terminal of the chamfering module; the clock control module is used for controlling the chamfering module to output corresponding chamfered voltage signals in the corresponding time periods, so that the chamfering depths of gate turn on voltage signals input correspondingly to respective gate drive chips in different time periods are different.
-
-
-
-
-
-
-
-
-