-
公开(公告)号：US12250019B2
公开(公告)日：2025-03-11
申请号：US17946861
申请日：2022-09-16
Applicant: Apple Inc.
Inventor： Behzad Biglarbegian , Saikat Sarkar
Abstract: This disclosure provide various techniques for improving the quality of a signal. By integrating phase-shifting circuitry with a transmit/receive (T/R) switch, insertion loss may be reduced while decreasing space consumed on an integrated circuit or printed circuit board. In particular, embodiments disclosed herein include a transmitter and a receiver, each including one or more differential amplifiers coupled to a first inductor, and a switching network coupled to a second inductor and one or more phase-shifting circuitries. A differential interface of the differential amplifiers may enable integration of a stage of the phase shifter (e.g., a 180 degree stage) with the T/R switch, such that a single circuit may operate as the phase shifter and the T/R switch. This implementation may reduce the number of T/R switches and phase shifter stages in the phased array system, reducing the overall insertion loss experienced by the phased array system.
-
公开(公告)号：US20250023598A1
公开(公告)日：2025-01-16
申请号：US18898096
申请日：2024-09-26
Applicant: Apple Inc.
Inventor： Behzad Biglarbegian , Saikat Sarkar
Abstract: This disclosure provides various techniques for improving the quality of a signal. By integrating phase-shifting circuitry with a transmit/receive (T/R) switch, insertion loss may be reduced while decreasing space consumed on an integrated circuit or printed circuit board. In particular, embodiments disclosed herein include a transmitter including one or more differential power amplifiers coupled to a first inductor, and a switching network coupled to a second inductor and one or more phase-shifting circuitries. A differential interface of the differential amplifiers may enable integration of a stage of the phase shifter (e.g., a 180 degree stage) with the T/R switch, such that a single circuit may operate as the phase shifter and the T/R switch. This implementation may reduce the number of T/R switches and phase shifter stages in the phased array system, reducing the overall insertion loss experienced by the phased array system.
-
公开(公告)号：US20240421846A1
公开(公告)日：2024-12-19
申请号：US18814266
申请日：2024-08-23
Applicant: Apple Inc.
Inventor： Behzad Biglarbegian , Saikat Sarkar
Abstract: This disclosure provides various techniques for improving the quality of a signal. By integrating phase-shifting circuitry with a transmit/receive (T/R) switch, insertion loss may be reduced while decreasing space consumed on an integrated circuit or printed circuit board. In particular, embodiments disclosed herein include a transmitter and a receiver, each including one or more differential amplifiers coupled to a first inductor, and a switching network coupled to a second inductor and one or more phase-shifting circuitries. A differential interface of the differential amplifiers may enable integration of a stage of the phase shifter (e.g., a 180 degree stage) with the T/R switch, such that a single circuit may operate as the phase shifter and the T/R switch. This implementation may reduce the number of T/R switches and phase shifter stages in the phased array system, reducing the overall insertion loss experienced by the phased array system.
-
公开(公告)号：US20230088332A1
公开(公告)日：2023-03-23
申请号：US17481158
申请日：2021-09-21
Applicant: Apple Inc.
Inventor： Behzad Biglarbegian , Saikat Sarkar
Abstract: This disclosure provide various techniques for improving the quality of a signal. By integrating phase-shifting circuitry with a transmit/receive (T/R) switch, insertion loss may be reduced while decreasing space consumed on an integrated circuit or printed circuit board. In particular, embodiments disclosed herein include a transmitter and a receiver, each including one or more differential amplifiers coupled to a first inductor, and a switching network coupled to a second inductor and one or more phase-shifting circuitries. A differential interface of the differential amplifiers may enable integration of a stage of the phase shifter (e.g., a 180 degree stage) with the T/R switch, such that a single circuit may operate as the phase shifter and the T/R switch. This implementation may reduce the number of T/R switches and phase shifter stages in the phased array system, reducing the overall insertion loss experienced by the phased array system.
-
5.发明申请公开(公告)号：US20240372560A1
公开(公告)日：2024-11-07
申请号：US18310786
申请日：2023-05-02
Applicant: Apple Inc.
Inventor： Bevin G Perumana , Saikat Sarkar , Tirdad Sowlati
IPC: H03M1/66
Abstract: A combined radio frequency (RF) digital-to-analog converter (DAC) may include an in-phase and quadrature-(IQ-) based DAC to generate a phase component of an output RF signal and a polar-based DAC to generate an amplitude component of the RF signal. Additionally, modulation circuitry may combine the amplitude component and the phase component to generate the output RF signal.
-
Patent Agency Ranking
公开(公告)号：US20230254001A1
公开(公告)日：2023-08-10
申请号：US17667187
申请日：2022-02-08
Applicant: Apple Inc.
Inventor： Saikat Sarkar , Xiang Guan
CPC classification number: H04B1/18 , H04B1/1607 , H04B1/1638
Abstract: This disclosure is directed to power gain variation compensation of Radio Frequency (RF) receivers based on temperature variations. An RF receiver may include amplification circuitry having a chain of multiple amplifiers and/or passive elements. Multiple distributed and/or lumped attenuators disposed at different points between amplifiers and/or passive elements of the chain may attenuate a received RF signal to compensate for gain variations of the multiple amplifiers and/or passive elements caused by a temperature change. Accordingly, the distributed and/or lumped attenuators may improve linear response of the amplifiers and/or passive elements and signal-to-noise and distortion ratio of RF signals received at the receiver.
-
公开(公告)号：US12136939B2
公开(公告)日：2024-11-05
申请号：US17667187
申请日：2022-02-08
Applicant: Apple Inc.
Inventor： Saikat Sarkar , Xiang Guan
Abstract: This disclosure is directed to power gain variation compensation of Radio Frequency (RF) receivers based on temperature variations. An RF receiver may include amplification circuitry having a chain of multiple amplifiers and/or passive elements. Multiple distributed and/or lumped attenuators disposed at different points between amplifiers and/or passive elements of the chain may attenuate a received RF signal to compensate for gain variations of the multiple amplifiers and/or passive elements caused by a temperature change. Accordingly, the distributed and/or lumped attenuators may improve linear response of the amplifiers and/or passive elements and signal-to-noise and distortion ratio of RF signals received at the receiver.
-
公开(公告)号：US12095495B2
公开(公告)日：2024-09-17
申请号：US17481158
申请日：2021-09-21
Applicant: Apple Inc.
Inventor： Behzad Biglarbegian , Saikat Sarkar
CPC classification number: H04B1/44 , H04B1/0078 , H04B1/1615
Abstract: This disclosure provide various techniques for improving the quality of a signal. By integrating phase-shifting circuitry with a transmit/receive (T/R) switch, insertion loss may be reduced while decreasing space consumed on an integrated circuit or printed circuit board. In particular, embodiments disclosed herein include a transmitter and a receiver, each including one or more differential amplifiers coupled to a first inductor, and a switching network coupled to a second inductor and one or more phase-shifting circuitries. A differential interface of the differential amplifiers may enable integration of a stage of the phase shifter (e.g., a 180 degree stage) with the T/R switch, such that a single circuit may operate as the phase shifter and the T/R switch. This implementation may reduce the number of T/R switches and phase shifter stages in the phased array system, reducing the overall insertion loss experienced by the phased array system.
-
公开(公告)号：US20250015831A1
公开(公告)日：2025-01-09
申请号：US18886609
申请日：2024-09-16
Applicant: Apple Inc.
Inventor： Behzad Biglarbegian , Saikat Sarkar
Abstract: This disclosure provides various techniques for improving the quality of a signal. By integrating phase-shifting circuitry with a transmit/receive (T/R) switch, insertion loss may be reduced while decreasing space consumed on an integrated circuit or printed circuit board. In particular, embodiments disclosed herein include a transmitter including one or more differential power amplifiers coupled to a first inductor, and a switching network coupled to a second inductor and one or more phase-shifting circuitries. A differential interface of the differential amplifiers may enable integration of a stage of the phase shifter (e.g., a 180 degree stage) with the T/R switch, such that a single circuit may operate as the phase shifter and the T/R switch. This implementation may reduce the number of T/R switches and phase shifter stages in the phased array system, reducing the overall insertion loss experienced by the phased array system.
-
公开(公告)号：US20230086630A1
公开(公告)日：2023-03-23
申请号：US17946861
申请日：2022-09-16
Applicant: Apple Inc.
Inventor： Behzad Biglarbegian , Saikat Sarkar
Abstract: This disclosure provide various techniques for improving the quality of a signal. By integrating phase-shifting circuitry with a transmit/receive (T/R) switch, insertion loss may be reduced while decreasing space consumed on an integrated circuit or printed circuit board. In particular, embodiments disclosed herein include a transmitter and a receiver, each including one or more differential amplifiers coupled to a first inductor, and a switching network coupled to a second inductor and one or more phase-shifting circuitries. A differential interface of the differential amplifiers may enable integration of a stage of the phase shifter (e.g., a 180 degree stage) with the T/R switch, such that a single circuit may operate as the phase shifter and the T/R switch. This implementation may reduce the number of T/R switches and phase shifter stages in the phased array system, reducing the overall insertion loss experienced by the phased array system.
-
-
-
-
-
-
-
-
-
Search Results
10
records
(took 0.011 seconds)
