Leakage current reduction in polysilicon-on-active-edge structures
Abstract:
Certain aspects of the present disclosure generally relate to techniques for reducing leakage current in polysilicon-on-active-edge structures. An example transistor structure includes one or more active devices and at least one dummy device disposed at an edge of the transistor structure, wherein the at least one dummy device has a different gate structure than the one or more active devices.
Public/Granted literature
Information query
Patent Agency Ranking
0/0