公开(公告)号：US10763870B1

公开(公告)日：2020-09-01

申请号：US16827257

申请日：2020-03-23

Applicant: XILINX, INC.

Inventor： Julian Haines ,  Rhona Wade

IPC: H03K3/027 ,  H03L7/197 ,  H03K19/20 ,  H03K19/21

Abstract: An example clock synthesizer, having a single-phase clock signal as input and generating an output clock, includes a phase decrementer configured to receive a fractional period value, configured to, responsive to the fractional period value, maintain a fractional count, and configured to accumulate residual phase from cycle-to-cycle of the output clock. A clock generator provides an integer-count-zero signal indicative of an integer portion of the fractional count reaching zero. A clock phase selector is configured to provide a signal having a fractional portion of the fractional count. A phase generator and combiner is coupled to an output of the clock generator, and an output of the clock phase selector, and is configured to provide the output clock.

公开(公告)号：US11949395B1

公开(公告)日：2024-04-02

申请号：US17320539

申请日：2021-05-14

Applicant: XILINX, INC.

Inventor： Rhona Wade ,  John Edward McGrath

IPC: H03M7/00 ,  H03H17/02 ,  H03M1/12

CPC classification number: H03H17/0275 ,  H03M1/126

Abstract: Embodiments herein describe a hardened fractional resampler that includes a fixed filter that supports simultaneous processing of N input samples with minimal additional combinational logic and no additional multipliers. In one embodiment, the fractional resampler is implemented in an integrated circuit using hardened circuit. The embodiments below exploit a pattern in the order filter phases in fractional resampling systems (such as a SSR resampling system) to use filter phases in a single fixed filter to process multiple input samples in parallel, where these filter phases would have been unused in previous resampling systems.

公开(公告)号：US11695535B2

公开(公告)日：2023-07-04

申请号：US17199193

申请日：2021-03-11

Applicant: XILINX, INC.

Inventor： John Edward McGrath ,  Gourav Modi ,  Rhona Wade

IPC: H04L5/14 ,  H03D7/00 ,  H03K19/177

CPC classification number: H04L5/14 ,  H03D7/00 ,  H03K19/177

Abstract: Embodiments herein describe an integrated circuit with a digital front end (DFE) that includes multiple hardened mixers that can be configured to support multiple different radio paths. The DFE provides the ability to distribute the processing across the multiple mixers, which can be combined and synchronized to create a larger mixer or may be used in other combinations to create multiple discrete mixers.