知搜-全球专利检索

  1. 登录
  2. 注册

搜索结果

2 条记录 (耗时 0.015 秒)

    Method and system for eliminating DC bias on electrolytic capacitors and shutdown detecting circuit for current fed ballast
    1.
    发明授权
    Method and system for eliminating DC bias on electrolytic capacitors and shutdown detecting circuit for current fed ballast 失效
    用于消除电流电容器上的直流偏置的方法和系统，以及用于电流馈电镇流器的关断检测电路

    公开(公告)号：US07733028B2

    公开(公告)日：2010-06-08

    申请号：US11934943

    申请日：2007-11-05

    申请人： Timothy Chen ,  Hailiang Miao ,  Nitin Kumar

    发明人： Timothy Chen ,  Hailiang Miao ,  Nitin Kumar

    IPC分类号： H05B41/00

    CPC分类号： H05B41/2856 ,  H05B41/2827

    摘要： A system and method is provided that eliminates DC bias on at least one of a first electrolytic capacitor and a second electrolytic capacitor of a bipolar junction transistor (BJT) based inverter ballast having a shutdown control circuit in association with only one of at least two BJT switches. A duty cycle dependent capacitor is connected in a series with a bus of the ballast, and a resonant circuit, including primary winding of the output transformer and a resonant capacitor. A balancing/charging resistor is connected at one end between the first electrolytic capacitor and the second electrolytic capacitor, and at another end to the duty cycle dependent capacitor and the resonant circuit.

    摘要翻译： 提供了一种系统和方法，其消除了具有关闭控制电路的双极结型晶体管（BJT）型逆变器镇流器的第一电解电容器和第二电解电容器中的至少一个上的DC偏压，仅与至少两个BJT 开关。 与占空比相关的电容器与镇流器的总线串联连接，并且包括谐振电路，包括输出变压器的初级绕组和谐振电容器。 平衡/充电电阻器一端连接在第一电解电容器和第二电解电容器之间，另一端连接到占空比相关电容器和谐振电路。

    METHOD AND SYSTEM FOR ELIMINATING DC BIAS ON ELECTROLYTIC CAPACITORS AND SHUTDOWN DETECTING CIRCUIT FOR CURRENT FED BALLAST
    2.
    发明申请
    METHOD AND SYSTEM FOR ELIMINATING DC BIAS ON ELECTROLYTIC CAPACITORS AND SHUTDOWN DETECTING CIRCUIT FOR CURRENT FED BALLAST 失效
    用于消除电流电容器直流偏置的方法和系统以及用于电流放电的关断检测电路

    公开(公告)号：US20090115340A1

    公开(公告)日：2009-05-07

    申请号：US11934943

    申请日：2007-11-05

    申请人： Timothy Chen ,  Hailiang Miao ,  Nitin Kumar

    发明人： Timothy Chen ,  Hailiang Miao ,  Nitin Kumar

    IPC分类号： H05B41/24

    CPC分类号： H05B41/2856 ,  H05B41/2827

    摘要： A system and method is provided that eliminates DC bias on at least one of a first electrolytic capacitor and a second electrolytic capacitor of a bipolar junction transistor (BJT) based inverter ballast having a shutdown control circuit in association with only one of at least two BJT switches. A duty cycle dependent capacitor is connected in a series with a bus of the ballast, and a resonant circuit, including primary winding of the output transformer and a resonant capacitor. A balancing/charging resistor is connected at one end between the first electrolytic capacitor and the second electrolytic capacitor, and at another end to the duty cycle dependent capacitor and the resonant circuit.

    摘要翻译： 提供了一种系统和方法，其消除了具有关闭控制电路的双极结型晶体管（BJT）型逆变器镇流器的第一电解电容器和第二电解电容器中的至少一个上的DC偏压，仅与至少两个BJT 开关。 与占空比相关的电容器与镇流器的总线串联连接，并且包括谐振电路，包括输出变压器的初级绕组和谐振电容器。 平衡/充电电阻器一端连接在第一电解电容器和第二电解电容器之间，另一端连接到占空比相关电容器和谐振电路。