SEMICONDUCTOR STRUCTURE HAVING COMPOSITE MOLD LAYER

    公开(公告)号:US20220223604A1

    公开(公告)日:2022-07-14

    申请号:US17469349

    申请日:2021-09-08

    Abstract: A semiconductor structure of the inventive concepts includes a chip region comprising a plurality of semiconductor chips on the substrate; and a peripheral region at a periphery of the chip region, the peripheral region including a mold structure. The mold structure may include a base mold layer on the substrate, and a composite mold layer on the base mold layer, the composite mold layer comprising at least one bowing sacrificial layer and at least one bowing prevention layer.

    SEMICONDUCTOR DEVICE INCLUDING HARD MASK STRUCTURE

    公开(公告)号:US20220344166A1

    公开(公告)日:2022-10-27

    申请号:US17522193

    申请日:2021-11-09

    Abstract: Provided is a semiconductor device. The semiconductor device includes a wafer; an etch stop layer on the wafer; a lower mold layer on the etch stop layer; an intermediate supporter layer on the lower mold layer; an upper mold layer on the intermediate supporter layer; an upper supporter layer on the upper mold layer; and a hard mask structure on the upper supporter layer, wherein the hard mask structure includes a first hard mask layer on the upper supporter layer and a second hard mask layer on the first hard mask layer, one of the first hard mask layer and the second hard mask layer includes a first organic layer including a SOH containing C, H, O, and N, and the other one of the first hard mask layer and the second hard mask layer includes a second organic layer including an SOH containing C, H, and O.

    SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME

    公开(公告)号:US20230081402A1

    公开(公告)日:2023-03-16

    申请号:US17899832

    申请日:2022-08-31

    Abstract: A method of manufacturing a semiconductor device includes preparing a substrate including cell regions and a scribe lane region, forming circuit blocks in the cell regions of the substrate, the substrate including a first surface and a second surface, forming a bias pad on the first surface of the substrate, such that the bias pad is in the scribe lane region of the substrate, bonding a deuterium exchange structure to the second surface of the substrate, implanting deuterium into the deuterium exchange structure using plasma processing, and applying a first voltage to the bias pad, such that the deuterium is diffused from the deuterium exchange structure into the substrate through the second surface of the substrate.

    METHODS OF MANUFACTURING A SEMICONDUCTOR DEVICE

    公开(公告)号:US20220344367A1

    公开(公告)日:2022-10-27

    申请号:US17505842

    申请日:2021-10-20

    Abstract: In a method of manufacturing a semiconductor device, a first insulation layer and a first sacrificial layer are alternately and repeatedly formed on a substrate to form a mold layer. A sacrificial layer structure is formed on the mold layer to include an etch stop layer and a second sacrificial layer sequentially stacked. After forming a hard mask on the sacrificial layer structure, the sacrificial layer structure and the mold layer are etched by a dry etching process using the hard mask as an etching mask to form a channel hole exposing an upper surface of the substrate and form a recess on a sidewall of the second sacrificial layer adjacent to the channel hole. A memory channel structure is formed in the channel hole. The first sacrificial layer is replaced with a gate electrode.

Patent Agency Ranking