-
公开(公告)号：US09898333B2
公开(公告)日：2018-02-20
申请号：US14821094
申请日：2015-08-07
Applicant: Samsung Electronics Co., Ltd.
Inventor： Jason Jong Kyu Park , Scott Mahlke , Donghoon Yoo
CPC classification number: G06F9/485 , G06F9/4881
Abstract: Provided is a method and apparatus of selecting a preemption technique for a computation unit included in a processor to execute a second task before the at least one computation unit finishes executing a first task. The method includes receiving a preemption request, predicting a cost of preemption techniques based on a progress of the first task until receipt of the preemption request, and selecting one of the preemption techniques based on the predicted cost.
-
公开(公告)号：US10062138B2
公开(公告)日：2018-08-28
申请号：US15158002
申请日：2016-05-18
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Minyoung Son , Minkyu Jeong , Donghoon Yoo
CPC classification number: G06T1/20 , G06T15/005 , G06T2207/20016 , G09G5/363 , G09G2360/06 , G09G2360/08 , G09G2360/122
Abstract: Provided are apparatuses and methods for rendering. The methods analyze draw commands and graphics states, generate hierarchical graphics states from the graphics states based on a graphics state common to the draw commands, and perform rendering of an image frame based on the hierarchical graphics states. The apparatuses use a hierarchical state generator and a graphics processing unit (GPU) to perform the rendering method.
-
公开(公告)号：US09715746B2
公开(公告)日：2017-07-25
申请号：US14518501
申请日：2014-10-20
Applicant: Samsung Electronics Co., Ltd.
Inventor： Jeongjoon Yoo , Seokyoon Jung , Soojung Ryu , Donghoon Yoo , Yoonseo Choi
CPC classification number: G06T11/203 , G06T11/20 , G06T11/60
Abstract: A curve rendering method includes calculating a step size based on a length of a straight line connecting a start point and an end point among control points of a curve to be rendered, and calculating initial values of a forward differencing algorithm (FDA) based on the calculated step size and coefficient values of an equation of the curve that is determined based on the control points. The method further includes generating an FDA table based on the initial values, and calculating a coordinate value of a pixel based on the FDA table.
-
4.发明授权公开(公告)号：US09535833B2
公开(公告)日：2017-01-03
申请号：US14461794
申请日：2014-08-18
Applicant: Samsung Electronics Co., Ltd.
Inventor： Yoonseo Choi , Tai-song Jin , Donghoon Yoo
CPC classification number: G06F12/0653 , G06F9/30 , G06F9/44505 , H03M7/30
Abstract: A method and apparatus for optimizing a configuration memory of a reconfigurable processor is provided. The method of optimizing the configuration memory of the reconfigurable processor includes analyzing parallelism of a loop of a program code based on an architecture of the reconfigurable processor and information regarding the configuration memory, scheduling groups of function units (FUs) to be activated in each cycle of the loop based on the analyzed parallelism, generating configuration data of each cycle, and determining a memory mapping to store the generated configuration data in the configuration memory.
Abstract translation: 提供了一种用于优化可重配置处理器的配置存储器的方法和装置。 优化可重配置处理器的配置存储器的方法包括基于可重构处理器的架构和关于配置存储器的信息来分析程序代码的循环的并行性，在每个周期中激活功能单元（FU）的调度组 基于分析的并行度生成循环，生成每个周期的配置数据，以及确定存储器映射以将生成的配置数据存储在配置存储器中。
-
5.发明授权公开(公告)号：US10713095B2
公开(公告)日：2020-07-14
申请号：US15469828
申请日：2017-03-27
Applicant: Samsung Electronics Co., Ltd.
Inventor： Donghoon Yoo , Bernhard Egger
IPC: G06F9/50
Abstract: A method of controlling a multi-core processor includes allocating at least one core of the multi-core processor to at least one process for execution; generating a translation table with respect to the at least one process to translate a logical ID of the at least one core allocated to the at least one process to a physical ID; and controlling the at least one process based on the translation table generated with respect to the at least one process.
-
Patent Agency Ranking
公开(公告)号：US10296315B2
公开(公告)日：2019-05-21
申请号：US14816265
申请日：2015-08-03
Applicant: Samsung Electronics Co., Ltd.
Inventor： Minkyu Jeong , Haewoo Park , Minyoung Son , Choonki Jang , Yoonseo Choi , Donghoon Yoo
Abstract: Multiple-thread processing apparatuses and methods are provided. The multiple-thread processing method may include searching for loops in a plurality of threads, calculating a number of repetitions of each of found loops in respective threads among the plurality of threads, determining one or more threads based on the calculated number of repetitions of each of the found loops, dividing at least one of the one or more determined threads into child threads, and processing the child threads separately from one another in the plurality of threads.
-
公开(公告)号：US09734058B2
公开(公告)日：2017-08-15
申请号：US14461718
申请日：2014-08-18
Applicant: Samsung Electronics Co., Ltd.
Inventor： Yoonseo Choi , Tai-song Jin , Donghoon Yoo
CPC classification number: G06F12/0653 , G06F9/30 , G06F9/44505 , H03M7/30
Abstract: A method and apparatus for optimizing a configuration memory of a reconfigurable processor is provided. The method of optimizing the configuration memory of the reconfigurable processor includes analyzing parallelism of a loop of a program code based on an architecture of the reconfigurable processor and information regarding the configuration memory, scheduling groups of function units (FUs) to be activated in each cycle of the loop based on the analyzed parallelism, generating configuration data of each cycle, and determining a memory mapping to store the generated configuration data in the configuration memory.
-
公开(公告)号：US09697119B2
公开(公告)日：2017-07-04
申请号：US14461831
申请日：2014-08-18
Applicant: Samsung Electronics Co., Ltd.
Inventor： Yoonseo Choi , Tai-song Jin , Donghoon Yoo
CPC classification number: G06F12/0653 , G06F9/30 , G06F9/44505 , H03M7/30
Abstract: A method and apparatus for optimizing a configuration memory of a reconfigurable processor is provided. The method of optimizing the configuration memory of the reconfigurable processor includes analyzing parallelism of a loop of a program code based on an architecture of the reconfigurable processor and information regarding the configuration memory, scheduling groups of function units (FUs) to be activated in each cycle of the loop based on the analyzed parallelism, generating configuration data of each cycle, and determining a memory mapping to store the generated configuration data in the configuration memory.
-
公开(公告)号：US10192344B2
公开(公告)日：2019-01-29
申请号：US15255516
申请日：2016-09-02
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Donghoon Yoo , Seonggun Kim
Abstract: A method of generating a shader program includes determining a first variable to be used to perform a folding operation that replaces operation formulas included in the shader program by a constant or a second variable, and generating a shader program in which the operation formulas are replaced by the constant or the second variable based on the determined first variable.
-
公开(公告)号：US10114793B2
公开(公告)日：2018-10-30
申请号：US14793338
申请日：2015-07-07
Applicant: Samsung Electronics Co., Ltd.
Inventor： Seonggun Kim , Donghoon Yoo
Abstract: Methods and apparatuses for determining a work-group size are provided. The method of determining a work-group size includes calculating a first value denoting spatial locality of a memory that is shared by one or more work items included in a work-group, calculating a second value denoting footprints of the one or more work items included in the work-group based on the first value, and determining the work-group size based on the first and second values.
-
-
-
-
-
-
-
-
-
Search Results
12
records
(took 0.019 seconds)
