EMISSION DRIVER, GATE DRIVER, AND DISPLAY DEVICE

    公开(公告)号:US20250104650A1

    公开(公告)日:2025-03-27

    申请号:US18829282

    申请日:2024-09-10

    Abstract: An emission driver is disclosed that includes a plurality of emission stages, and each of the emission stages includes a boosting circuit configured to boost a voltage of a control node. The boosting circuit includes a fifth transistor including a gate electrode connected to the control node, a first electrode, and a second electrode, a 17th transistor including a gate electrode configured to receive a first clock signal, a first electrode configured to receive a second low gate voltage, and a second electrode connected to the first electrode of the fifth transistor, and an 18th transistor including a gate electrode configured to receive a second clock signal having a phase that is different from a phase of the first clock signal, a first electrode configured to receive a high gate voltage, and a second electrode connected to the first electrode of the fifth transistor.

    GATE DRIVER AND DISPLAY DEVICE INCLUDING THE SAME

    公开(公告)号:US20250157410A1

    公开(公告)日:2025-05-15

    申请号:US18928223

    申请日:2024-10-28

    Abstract: A gate driver comprises a plurality of stages. Each of the stages includes a writing selection circuit configured to apply a writing selection signal to a first inversion control node based on the writing selection signal in a writing period, a holding selection circuit configured to apply a holding selection signal to a second inversion control node based on the holding selection signal in a holding period, and a gate output circuit configured to output a first low gate voltage as a low gate voltage in response to a voltage of the first inversion control node in the writing period, and output a second low gate voltage that is different from the first low gate voltage as the low gate voltage in response to a voltage of the second inversion control node in the holding period.

    GATE DRIVER
    3.
    发明申请

    公开(公告)号:US20250104596A1

    公开(公告)日:2025-03-27

    申请号:US18675139

    申请日:2024-05-28

    Abstract: A gate driver includes a plurality of stages. At least one of the stages includes a control circuit configured to control a first control node in response to a first carry clock signal, a node separation transistor connected between the first control node and a second control node, a carry output circuit configured to output a carry signal in response to a voltage of the second control node, and a plurality of gate output circuits configured to output a plurality of gate signals having different timings in response to the voltage of the second control node.

    DRIVING CIRCUIT FOR A DISPLAY APPARATUS

    公开(公告)号:US20250104651A1

    公开(公告)日:2025-03-27

    申请号:US18890901

    申请日:2024-09-20

    Abstract: A driving circuit to drive a display apparatus includes first through third driving circuits to respectively receive first through third clock signals for respectively outputting a first gate signal with a gate-on voltage synchronized with rising edge timing of the corresponding clock signal in a first period in which data is supplied to the pixel in a frame period, a second gate signal with a gate-on voltage synchronized with rising edge timing of the corresponding clock signal in a second period for initializing a transistor of the pixel in the frame period, and a third gate signal with a gate-on voltage synchronized with rising edge timing of the corresponding clock signal in a third period for compensating for a threshold voltage of the transistor in the frame period. The rising edge timing of the second clock signal is different from the rising edge timing of the third clock signal.

    DISPLAY DEVICE HAVING A TRENCH PORTION
    5.
    发明申请

    公开(公告)号:US20200027943A1

    公开(公告)日:2020-01-23

    申请号:US16364732

    申请日:2019-03-26

    Abstract: A display device includes a substrate including a trench portion. The substrate includes a display area and a peripheral area adjacent to the display area. The display area includes a first display area and a second display area arranged with the trench portion therebetween to display an image. A thin-film transistor and a display element are each arranged in the display area. A built-in circuit portion is over the peripheral area and is adjacent to the trench portion. A first wiring is in the first display area and a second wiring is in the second display area. A connecting wiring connects the first wiring to the second wiring and overlaps the built-in circuit portion.

    GATE DRIVER AND DISPLAY APPARATUS INCLUDING THE SAME

    公开(公告)号:US20250124846A1

    公开(公告)日:2025-04-17

    申请号:US18912813

    申请日:2024-10-11

    Abstract: A gate driver includes an input circuit, a pull-up circuit, a pull-down circuit, a QB node control circuit and a Q node control circuit. The input circuit transmits an input signal to a Q node in response to a first clock signal. The pull-up circuit pulls up a gate output signal to a high voltage in response to a signal of a QF node. The pull-down circuit pulls down the gate output signal to a low voltage in response to a QB node. The QB node control circuit controls a signal of the QB node based on a QB control signal and a second clock signal. The Q node control circuit controls a signal of the Q node based on the QB node.

    DISPLAY DEVICE
    7.
    发明公开
    DISPLAY DEVICE 审中-公开

    公开(公告)号:US20230309354A1

    公开(公告)日:2023-09-28

    申请号:US18326291

    申请日:2023-05-31

    Abstract: A display device includes a substrate including a trench portion. The substrate includes a display area and a peripheral area adjacent to the display area. The display area includes a first display area and a second display area arranged with the trench portion therebetween to display an image. A thin-film transistor and a display element are each arranged in the display area. A built-in circuit portion is over the peripheral area and is adjacent to the trench portion. A first wiring is in the first display area and a second wiring is in the second display area. A connecting wiring connects the first wiring to the second wiring and overlaps the built-in circuit portion.

    EMISSION DRIVER, GATE DRIVER, AND DISPLAY DEVICE

    公开(公告)号:US20250157375A1

    公开(公告)日:2025-05-15

    申请号:US18941260

    申请日:2024-11-08

    Abstract: An emission driver includes emission stages including an input circuit; an inversion control circuit; an emission output circuit; a carry output circuit; and a boosting circuit. The boosting circuit includes a first transistor including a gate electrode connected to the control node, a first electrode configured to receive a next emission carry signal, and a second electrode connected to a boosting node, and a first capacitor including a first electrode connected to the control node and a second electrode connected to the boosting node.

    DISPLAY APPARATUS
    9.
    发明申请

    公开(公告)号:US20250098462A1

    公开(公告)日:2025-03-20

    申请号:US18967944

    申请日:2024-12-04

    Abstract: A display apparatus includes a substrate, a wire having an inner edge including first and second portions, a first insulating layer covering a portion of the substrate, and a second insulating layer. The portion of the substrate covered by the first insulating layer is closer to a center of the substrate than the wire, the first insulating layer covers a part of the first portion of the wire and a part of the second portion of the wire, and a first end of the first insulating layer is disposed on the wire. The second insulating layer covers the first insulating layer and has a second end disposed on the wire. A distance between the first end and the second end covering the first portion of the wire is different from a distance between the first end and the second end covering the second portion of the wire.

    DISPLAY APPARATUS
    10.
    发明公开
    DISPLAY APPARATUS 审中-公开

    公开(公告)号:US20240090289A1

    公开(公告)日:2024-03-14

    申请号:US18519742

    申请日:2023-11-27

    CPC classification number: H10K59/131 H10K50/844 H10K59/124

    Abstract: A display apparatus includes a substrate, a wire having an inner edge including first and second portions, a first insulating layer covering a portion of the substrate, and a second insulating layer. The portion of the substrate covered by the first insulating layer is closer to a center of the substrate than the wire, the first insulating layer covers a part of the first portion of the wire and a part of the second portion of the wire, and a first end of the first insulating layer is disposed on the wire. The second insulating layer covers the first insulating layer and has a second end disposed on the wire. A distance between the first end and the second end covering the first portion of the wire is different from a distance between the first end and the second end covering the second portion of the wire.

Patent Agency Ranking