Abstract:
A digital logic network for indicating whether a number of inputs, after appropriate weighting, is more or less than a particular threshold. The network utilizes an array of identical cells, each connected only to the immediately adjacent cells, to provide a two-dimensional arrangement adapted for realization by integrated semiconductor technology.