Scan flip-flop and scan test circuit including the same

    公开(公告)号:US10429443B2

    公开(公告)日:2019-10-01

    申请号:US15663852

    申请日:2017-07-31

    Abstract: A scan flip-flop includes an input unit and a flip-flop. The input unit is configured to select one signal from among a data input signal and a scan input signal to supply the selected one signal as an internal signal according to an operation mode. The flip-flop is configured to latch the internal signal according to a clock signal. The flip-flop includes a cross coupled structure that includes first and second tri-state inverters which share a first output node and face each other.

Patent Agency Ranking