知搜-全球专利检索

  1. 登录
  2. 注册

搜索结果

3 条记录 (耗时 0.016 秒)

    Image sensor
    1.
    发明授权
    Image sensor 有权
    图像传感器

    公开(公告)号：US09380233B2

    公开(公告)日：2016-06-28

    申请号：US14185081

    申请日：2014-02-20

    申请人： SAMSUNG ELECTRONICS CO., LTD.

    发明人： Han Yang ,  Kyoung Min Koh ,  Yong Lim ,  Shin Hoo Kim ,  Ju Ha Kim ,  Seung Jin Lee ,  Jae Jin Jung ,  Kee Moon Chun

    IPC分类号： H04N5/361

    CPC分类号： H04N5/361

    摘要： An image sensor includes a pixel array including at least one active pixel and at least one line-optical black (L-OB) pixel arranged in a matrix including first to nth rows and first to mth columns, the pixel array configured to output a pixel signal and a dark-level offset signal in units of columns during a read-out operation in one of the first to nth rows; a row driver configured to output a selection control signal to the first to nth rows; and an analog-to-digital converter (ADC) block configured to digitize the pixel signal and the dark-level offset signal. In the pixel array, a dark-level offset signal is simultaneously output from an L-OB pixel in another row during the read-out operation in one of the first to nth rows. Here, ‘n’ and ‘m’ each denote an integer that is equal to or greater than ‘2’.

    摘要翻译： 图像传感器包括像素阵列，其包括至少一个有源像素和布置在包括第一至第n行和第一至第m列的矩阵中的至少一个线光学黑（L-OB）像素，所述像素阵列被配置为输出像素 在第一到第n行之一的读出操作期间以列为单位的信号和暗电平偏移信号; 行驱动器，被配置为向第一至第n行输出选择控制信号; 以及被配置为数字化像素信号和暗电平偏移信号的模数转换器（ADC）块。 在像素阵列中，在第一至第n行之一的读出操作期间，从另一行中的L-OB像素同时输出暗电平偏移信号。 这里，'n'和'm'分别表示等于或大于'2'的整数。

    Electronic device and image binning method thereof
    2.
    发明授权
    Electronic device and image binning method thereof 有权

    公开(公告)号：US12069385B2

    公开(公告)日：2024-08-20

    申请号：US17342912

    申请日：2021-06-09

    申请人： SAMSUNG ELECTRONICS CO., LTD.

    发明人： Jae Jin Jung ,  Seung Jin Lee ,  Kwi Sung Yoo

    IPC分类号： H04N25/46 ,  H04N23/84 ,  H04N25/772

    CPC分类号： H04N25/46 ,  H04N23/84 ,  H04N25/772

    摘要： An electronic device includes a pixel array that outputs a raw image including color pixels and specific pixels, a logic circuit that outputs a first binned image by performing first binning on pixels in a row direction for each unit kernel of the raw image, and a processor that outputs a second binned image by performing second binning on the first binned image. When a unit kernel includes at least one of the specific pixels, a column to which the at least one specific pixel belongs is read out at a readout timing different from a readout timing of a column to which none of the specific pixels belong and undergoes the first binning. The second binning combines a third binned image of the column to which none of the specific pixels belong with a fourth binned image of the column to which the at least one specific pixel belongs.