SLEEP MODE LATENCY SCALING AND DYNAMIC RUN TIME ADJUSTMENT
    1.
    发明申请
    SLEEP MODE LATENCY SCALING AND DYNAMIC RUN TIME ADJUSTMENT 审中-公开
    休眠模式延迟时间调整和动态运行时间调整

    公开(公告)号:US20130290758A1

    公开(公告)日:2013-10-31

    申请号:US13928890

    申请日:2013-06-27

    Abstract: The aspects enable a computing device or microprocessor to determine a low power mode that provides the most system power savings by placing selected resources in a low power mode while continuing to function reliably, depending upon the resources not in use, acceptable system latencies, dynamic operating conditions (e.g., temperature), expected idle time, and the unique electrical characteristics of the particular device. Aspects provide a mechanism for determining an optimal low power configuration made up of a set of low power modes for the various resources within the computing device by determining which low power modes are valid at the time the processor enters an idle state, ranking the valid low power modes by expected power savings given the current device conditions, determining which valid low power mode provides the greatest power savings while meeting the latency requirements, and selecting a particular low power mode for each resource to enter.

    Abstract translation: 这些方面使得计算设备或微处理器能够确定低功率模式,其通过将所选择的资源置于低功率模式中而提供最大的系统功率节省,同时继续可靠地运行,这取决于不使用的资源,可接受的系统延迟,动态操作 条件(例如温度),预期空闲时间以及特定设备的独特电气特性。 方面提供一种机制,用于通过在处理器进入空闲状态时确定哪些低功率模式是有效的来确定由用于计算设备内的各种资源的一组低功率模式组成的最佳低功率配置, 确定哪个有效的低功耗模式在满足延迟要求的同时提供最大的功率节省,以及为每个资源进入选择特定的低功耗模式,从而通过预期的功率节省模式。

Patent Agency Ranking