公开(公告)号：US11327525B1

公开(公告)日：2022-05-10

申请号：US17127513

申请日：2020-12-18

Applicant: QUALCOMM Incorporated

Inventor： Federico Salluzzo ,  Sina Dena ,  Amod Phadke ,  Vanamali Bhat

IPC: G06F1/04 ,  G06F1/14 ,  H03L7/095 ,  G06F1/08 ,  B60R16/02

Abstract: An apparatus including a serial clock routing pipeline including a first set of clock inputs and a clock output; a first set of clock generators including a first set of clock outputs coupled to the first set of clock inputs of the serial clock routing pipeline, respectively; and a first clock monitoring unit including a first clock input coupled to the clock output of the serial clock routing pipeline, and a first status output to provide information concerning one or more of the first set of clock generators. The apparatus may further include a set of phase locked loops (PLLs) coupled to the set of clock generators, respectively; the set of PLLs also coupled to the clock monitoring unit.