-
公开(公告)号:US11422817B2
公开(公告)日:2022-08-23
申请号:US16458381
申请日:2019-07-01
发明人: Jing Wang , Wei Qi , Yupeng Li , Xiaozhang Gong
IPC分类号: G06F9/38
摘要: A method and apparatus for executing an instruction are provided. In the method, an instruction queue is first generated, and an instruction from the instruction queue in preset order is acquired. Then, a sending step including: determining a type of the acquired instruction; determining, in response to determining that the acquired instruction is an arithmetic instruction, an executing component for executing the arithmetic instruction from an executing component set; and sending the arithmetic instruction to the determined executing component is executed. Last, in response to determining that the acquired instruction is a blocking instruction, a next instruction is acquired after receiving a signal for instructing an instruction associated with the blocking instruction being completely executed.
-
公开(公告)号:US11892970B2
公开(公告)日:2024-02-06
申请号:US17867832
申请日:2022-07-19
发明人: Jing Wang , Jiaxin Shi , Hanlin Xie , Xiaozhang Gong
CPC分类号: G06F15/7807
摘要: A method for data processing, a processor chip. The method includes: acquiring a first relationship instruction; executing at least one first computing instruction acquired before the first relationship instruction based on the first relationship instruction; and sending acknowledgment information based on the first relationship instruction in response to completing executing the at least one first computing instruction, to cause a second coprocessor receiving the acknowledgment information to revert to a state of acquiring a second computing instruction after the second relationship instruction acquired by a second coprocessor based on the acknowledgment information.
-