知搜-全球专利检索

  1. 登录
  2. 注册

搜索结果

7 条记录 (耗时 0.018 秒)

    MANAGED INTEGRATED CIRCUIT POWER SUPPLY DISTRIBUTION
    1.
    发明申请
    MANAGED INTEGRATED CIRCUIT POWER SUPPLY DISTRIBUTION 审中-公开

    公开(公告)号：US20190148284A1

    公开(公告)日：2019-05-16

    申请号：US15814776

    申请日：2017-11-16

    申请人： International Business Machines Corporation

    发明人： Anthony G. Aipperspach ,  Jeffrey D. Brown ,  Kirk D. Peterson ,  John E. Sheets, II

    IPC分类号： H01L23/50 ,  H01L23/528 ,  G06F17/50 ,  H03K19/177

    摘要： An integrated circuit (IC) can be configured to provide managed power distribution to circuits within a plurality of regions of the IC. Each region of the plurality of regions can include a corresponding set of circuits that are electrically connected to a corresponding virtual power island (VPI) within the region. A global power distribution structure within the IC can be configured to be electrically interconnected to an off-chip voltage supply. The IC can also include a plurality of sets of vertical interconnects (VIs), each set of VIs electrically interconnected to a VPI within a corresponding region. Each set of VIs can also be connected to the global power distribution structure, and can be used to provide a specified, managed voltage, through a VPI, to a set of circuits within a corresponding region of the IC.

    Shared receive queue allocation for network on a chip communication
    4.
    发明授权
    Shared receive queue allocation for network on a chip communication 有权
    共享接收队列分配用于网络上的芯片通信

    公开(公告)号：US09378168B2

    公开(公告)日：2016-06-28

    申请号：US14030754

    申请日：2013-09-18

    申请人： International Business Machines Corporation

    发明人： Jeffrey D. Brown ,  Robert A. Shearer

    IPC分类号： G06F13/14 ,  G06F13/362 ,  H04L12/911 ,  H04L12/70 ,  H04L12/935

    CPC分类号： G06F13/362 ,  G06F13/14 ,  G06F13/3625 ,  H04L47/781 ,  H04L49/3045 ,  H04L2012/5679 ,  H04L2012/5681

    摘要： A circuit arrangement and program product for communicating data in a processing architecture comprising a plurality of interconnected IP blocks. Transmitting IP blocks may transmit messages to a shared receive queue for a first IP block. Receipt of the messages at the shared receive queue may be controlled based on receive credits allocated to each transmitting IP block. The allocation of receive credits for each transmitting IP block may dynamically managed such that the allocation of receive credits may be dynamically adjusted for each transmitting IP block based at least in part on message traffic associated with each transmitting IP block and/or a priority associated with each transmitting IP block.

    摘要翻译： 一种用于在包括多个互连IP块的处理架构中传送数据的电路装置和程序产品。 发送IP块可以向第一IP块的共享接收队列发送消息。 可以基于分配给每个发送IP块的接收信用来控制在共享接收队列处的消息的接收。 可以动态地管理每个发送IP块的接收信用的分配，使得可以至少部分地基于与每个发送IP块相关联的消息流量和/或与每个发送IP块相关联的优先级来对每个发送IP块动态地调整接收信用的分配 每个发送IP块。

    SHARED RECEIVE QUEUE ALLOCATION FOR NETWORK ON A CHIP COMMUNICATION
    6.
    发明申请
    SHARED RECEIVE QUEUE ALLOCATION FOR NETWORK ON A CHIP COMMUNICATION 有权
    一个芯片通信网络的共享接收队列分配

    公开(公告)号：US20150081941A1

    公开(公告)日：2015-03-19

    申请号：US14030754

    申请日：2013-09-18

    申请人： International Business Machines Corporation

    发明人： Jeffrey D. Brown ,  Robert A. Shearer

    IPC分类号： G06F13/362

    CPC分类号： G06F13/362 ,  G06F13/14 ,  G06F13/3625 ,  H04L47/781 ,  H04L49/3045 ,  H04L2012/5679 ,  H04L2012/5681

    摘要： A circuit arrangement, method, and program product for communicating data in a processing architecture comprising a plurality of interconnected IP blocks. Transmitting IP blocks may transmit messages to a shared receive queue for a first IP block. Receipt of the messages at the shared receive queue may be controlled based on receive credits allocated to each transmitting IP block. The allocation of receive credits for each transmitting IP block may dynamically managed such that the allocation of receive credits may be dynamically adjusted for each transmitting IP block based at least in part on message traffic associated with each transmitting IP block and/or a priority associated with each transmitting IP block.

    摘要翻译： 一种用于在包括多个互连IP块的处理架构中传送数据的电路装置，方法和程序产品。 发送IP块可以向第一IP块的共享接收队列发送消息。 可以基于分配给每个发送IP块的接收信用来控制在共享接收队列处的消息的接收。 可以动态地管理每个发送IP块的接收信用的分配，使得可以至少部分地基于与每个发送IP块相关联的消息流量和/或与每个发送IP块相关联的优先级来对每个发送IP块动态地调整接收信用的分配 每个发送IP块。

    SHARED RECEIVE QUEUE ALLOCATION FOR NETWORK ON A CHIP COMMUNICATION
    7.
    发明申请
    SHARED RECEIVE QUEUE ALLOCATION FOR NETWORK ON A CHIP COMMUNICATION 有权
    一个芯片通信网络的共享接收队列分配

    公开(公告)号：US20150370736A1

    公开(公告)日：2015-12-24

    申请号：US14838073

    申请日：2015-08-27

    申请人： International Business Machines Corporation

    发明人： Jeffrey D. Brown ,  Robert A. Shearer

    IPC分类号： G06F13/362

    CPC分类号： G06F13/362 ,  G06F13/14 ,  G06F13/3625 ,  H04L47/781 ,  H04L49/3045 ,  H04L2012/5679 ,  H04L2012/5681

    摘要： A method for communicating data in a processing architecture comprising a plurality of interconnected IP blocks. Transmitting IP blocks may transmit messages to a shared receive queue for a first IP block. Receipt of the messages at the shared receive queue may be controlled based on receive credits allocated to each transmitting IP block. The allocation of receive credits for each transmitting IP block may dynamically managed such that the allocation of receive credits may be dynamically adjusted for each transmitting IP block based at least in part on message traffic associated with each transmitting IP block and/or a priority associated with each transmitting IP block.

    摘要翻译： 一种用于在包括多个互连IP块的处理架构中传送数据的方法。 发送IP块可以向第一IP块的共享接收队列发送消息。 可以基于分配给每个发送IP块的接收信用来控制在共享接收队列处的消息的接收。 可以动态地管理每个发送IP块的接收信用的分配，使得可以至少部分地基于与每个发送IP块相关联的消息流量和/或与每个发送IP块相关联的优先级来对每个发送IP块动态地调整接收信用的分配 每个发送IP块。