-
公开(公告)号:US11995018B2
公开(公告)日:2024-05-28
申请号:US16931073
申请日:2020-07-16
Applicant: Intel Corporation
Inventor: Marcus Winston , Matthew A. Schnoor
CPC classification number: G06F13/4068 , G06F9/45558 , G06F13/102 , G06F2009/45579 , G06F2213/0026
Abstract: Embodiments of the present disclosure may relate to the existence of a unique value associated with each PCIe function or device that is readable from two or more PCIe functions, or from a CPU running system software. Embodiments enable system software to identify which PCIe functions have private or hidden connections. In addition, embodiments may allow system software to differentiate among multiple identical instances of PCIe add-in components that have associations. Other embodiments may be described and/or claimed.
-
公开(公告)号:US20200349101A1
公开(公告)日:2020-11-05
申请号:US16931073
申请日:2020-07-16
Applicant: Intel Corporation
Inventor: Marcus Winston , Matthew A. Schnoor
Abstract: Embodiments of the present disclosure may relate to the existence of a unique value associated with each PCIe function or device that is readable from two or more PCIe functions, or from a CPU running system software. Embodiments enable system software to identify which PCIe functions have private or hidden connections. In addition, embodiments may allow system software to differentiate among multiple identical instances of PCIe add-in components that have associations. Other embodiments may be described and/or claimed.
-
3.
公开(公告)号:US20220006883A1
公开(公告)日:2022-01-06
申请号:US17476618
申请日:2021-09-16
Applicant: Intel Corporation
Inventor: Amit Srivastava , Matthew A. Schnoor , Rajesh Bhaskar , Aruni P. Nelson , Enrico David Carrieri , Devon Worrell
Abstract: In one embodiment, an apparatus includes a unified adapter layer and a first bus controller. The unified adapter layer is to receive a first host data packet packetized in accordance with a host protocol and directed to a first device and decode the first host data packet to generate first and second data elements based on the first host data packet, the first device associated with a first device protocol. The first bus controller is coupled to the unified adapter layer and is to be coupled to the first device via a first bus. The first bus controller is to packetize the first data element in accordance with the first device protocol to generate a first device data packet for transmission to the first device in accordance with the first device protocol via the first bus and adjust a bus controller parameter based in part on the second data element. Other embodiments are described and claimed.
-
公开(公告)号:US20240281403A1
公开(公告)日:2024-08-22
申请号:US18648648
申请日:2024-04-29
Applicant: Intel Corporation
Inventor: Janusz Jurski , Enrico David Carrieri , Amit Kumar Srivastava , Matthew A. Schnoor , Myron Loewen
IPC: G06F13/42 , G06F9/54 , G06F13/24 , G06F13/362
CPC classification number: G06F13/4291 , G06F9/542 , G06F13/24 , G06F13/362
Abstract: Embodiments of the present disclosure may relate to apparatus, process, or techniques in a I3C protocol environment that include identifying a pending read notification message by a slave device to be sent to a master device to indicate that the data is available to be read by the master device from a buffer associated with the slave device. The pending read notification may be subsequently transmitted to the master device. Subsequently, until the data in the buffer has been read by the master device, the slave device may wait an identified amount of time that is less than a value of a timeout of the master device, and retransmit the pending read notification message to the master device. Other embodiments may be described and/or claimed.
-
公开(公告)号:US12013806B2
公开(公告)日:2024-06-18
申请号:US17128384
申请日:2020-12-21
Applicant: Intel Corporation
Inventor: Janusz Jurski , Enrico David Carrieri , Amit Kumar Srivastava , Matthew A. Schnoor , Myron Loewen
IPC: G06F13/42 , G06F9/54 , G06F13/24 , G06F13/362
CPC classification number: G06F13/4291 , G06F9/542 , G06F13/24 , G06F13/362
Abstract: Embodiments of the present disclosure may relate to apparatus, process, or techniques in a I3C protocol environment that include identifying a pending read notification message by a slave device to be sent to a master device to indicate that the data is available to be read by the master device from a buffer associated with the slave device. The pending read notification may be subsequently transmitted to the master device. Subsequently, until the data in the buffer has been read by the master device, the slave device may wait an identified amount of time that is less than a value of a timeout of the master device, and retransmit the pending read notification message to the master device. Other embodiments may be described and/or claimed.
-
公开(公告)号:US11604741B2
公开(公告)日:2023-03-14
申请号:US16277850
申请日:2019-02-15
Applicant: Intel Corporation
Inventor: Matthew A. Schnoor , Bradley H. Smith
Abstract: Methods and apparatus for dynamically provisioning virtualized functions in a Universal Serial Bus (USB) device by means of a virtual USB hub. The virtual USB hub includes a USB upstream port configured to be connected to a host system and at least one external bus or external interface to which devices including non-USB devices or computing devices in which non-USB devices are embedded may be connected. The virtual USB hub is configured to detect the non-USB devices and/or functions performed by the non-USB devices and generate corresponding virtual USB configuration information under which virtual USB devices and/or functions are connected to downstream virtual ports in the virtual USB hub. The virtual USB configuration is presented to the host computer to enable the host computer to communicate with the non-USB devices and/or their functions. Also disclosed is an I3C probe having an embedded virtual USB hub and configured to communicate with I3C devices and/or functions embedded within a target system under debug. USB devices may also be virtualized in a similar manner.
-
公开(公告)号:US11334511B2
公开(公告)日:2022-05-17
申请号:US16655511
申请日:2019-10-17
Applicant: Intel Corporation
Inventor: Rajesh Bhaskar , Enrico Carrieri , Kenneth Foust , Janusz Jurski , Myron Loewen , Matthew A. Schnoor , Amit Kumar Srivastava , George Vergis
Abstract: In one embodiment, an apparatus includes: a peer-to-peer (P2P) control circuit to issue a P2P communication request to a bus master of a multi-drop interconnect to request authorization to send a P2P transaction to at least one slave device coupled to the multi-drop interconnect; a transmitter to transmit the P2P transaction to the at least one slave device when the bus master grants the authorization for the P2P transaction; and another transmitter to output the clock signal to the multi-drop interconnect during the P2P transaction. Other embodiments are described and claimed.
-
8.
公开(公告)号:US20200050571A1
公开(公告)日:2020-02-13
申请号:US16655511
申请日:2019-10-17
Applicant: Intel Corporation
Inventor: Rajesh Bhaskar , Enrico Carrieri , Kenneth Foust , Janusz Jurski , Myron Loewen , Matthew A. Schnoor , Amit Kumar Srivastava , George Vergis
Abstract: In one embodiment, an apparatus includes: a peer-to-peer (P2P) control circuit to issue a P2P communication request to a bus master of a multi-drop interconnect to request authorization to send a P2P transaction to at least one slave device coupled to the multi-drop interconnect; a transmitter to transmit the P2P transaction to the at least one slave device when the bus master grants the authorization for the P2P transaction; and another transmitter to output the clock signal to the multi-drop interconnect during the P2P transaction. Other embodiments are described and claimed.
-
-
-
-
-
-
-