公开(公告)号：US10318427B2

公开(公告)日：2019-06-11

申请号：US14575525

申请日：2014-12-18

Applicant: Intel Corporation

Inventor： Ramon Matas ,  Chung-Lun Chan ,  Alexey P. Suprun ,  Aditya Kesiraju

IPC: G06F12/08 ,  G06F12/0855 ,  G06F12/0886 ,  G06F9/38

Abstract: An instruction in a first cache line may be identified and an address associated with the instruction may be determined. The address may be determined to cross a cache line boundary associated with the first cache line and a second cache line. In response to determining that the address crosses the cache line boundary, the instruction may be adjusted based on a portion of the address included in the first cache line and a second instruction may be created based on a portion of the address included in the second cache line. The second instruction may be injected into an instruction pipeline after the adjusted instruction.

公开(公告)号：US10108554B2

公开(公告)日：2018-10-23

申请号：US15369819

申请日：2016-12-05

Applicant: Intel Corporation

Inventor： Chung-Lun Chan ,  Ramon Matas

IPC: G06F12/0891 ,  G06F12/1009 ,  G06F12/1027

Abstract: Methods, systems, and apparatuses relating to sharing translation lookaside buffer entries are described. In one embodiment, a processor includes one or more cores to execute a plurality of threads, a translation lookaside buffer comprising a plurality of entries, each entry comprising a virtual address to physical address translation and a plurality of bit positions, and each set bit of the plurality of bit positions in each entry indicating that the virtual address to physical address translation is valid for a respective thread of the plurality of threads, and a memory management circuit to clear all set bits for a thread by asserting a reset command to a respective reset port of the translation lookaside buffer for the thread, wherein the translation lookaside buffer comprises a separate reset port for each of the plurality of threads.

公开(公告)号：US09875185B2

公开(公告)日：2018-01-23

申请号：US14327109

申请日：2014-07-09

Applicant: Intel Corporation

Inventor： Chunhui Zhang ,  George Z. Chrysos ,  Edward T. Grochowski ,  Ramacharan Sundararaman ,  Chung-Lun Chan ,  Federico Ardanaz

IPC: G06F12/00 ,  G06F13/00 ,  G06F13/28 ,  G06F12/0842 ,  G06F12/0817 ,  G06F12/0831 ,  G06F9/38 ,  G06F12/0806 ,  G06F12/0815

CPC classification number: G06F12/0842 ,  G06F9/38 ,  G06F12/0806 ,  G06F12/0815 ,  G06F12/0828 ,  G06F12/0835 ,  G06F2212/1016 ,  G06F2212/283 ,  G06F2212/621

Abstract: Operations associated with a memory and operations associated with one or more functional units may be received. A dependency between the operations associated with the memory and the operations associated with one or more of the functional units may be determined. A first ordering may be created for the operations associated with the memory. Furthermore, a second ordering may be created for the operations associated with one or more of the functional units based on the determined dependency and the first operating of the operations associated with the memory.

公开(公告)号：US10261904B2

公开(公告)日：2019-04-16

申请号：US15835384

申请日：2017-12-07

Applicant: Intel Corporation

Inventor： Chunhui Zhang ,  George Z. Chrysos ,  Edward T. Grochowski ,  Ramacharan Sundararaman ,  Chung-Lun Chan ,  Federico Ardanaz

IPC: G06F9/38 ,  G06F12/0806 ,  G06F12/0815 ,  G06F12/0817 ,  G06F12/0831 ,  G06F12/0842

Abstract: Operations associated with a memory and operations associated with one or more functional units may be received. A dependency between the operations associated with the memory and the operations associated with one or more of the functional units may be determined. A first ordering may be created for the operations associated with the memory. Furthermore, a second ordering may be created for the operations associated with one or more of the functional units based on the determined dependency and the first operating of the operations associated with the memory.

公开(公告)号：US09886396B2

公开(公告)日：2018-02-06

申请号：US14581285

申请日：2014-12-23

Applicant: Intel Corporation

Inventor： Roger Gramunt ,  Rammohan Padmanabhan ,  Ramon Matas ,  Neal S. Moyer ,  Benjamin C. Chaffin ,  Avinash Sodani ,  Alexey P. Suprun ,  Vikram S. Sundaram ,  Chung-Lun Chan ,  Gerardo A. Fernandez ,  Julio Gago ,  Michael S. Yang ,  Aditya Kesiraju

IPC: G06F9/30 ,  G06F9/44 ,  G06F12/12 ,  G06F12/122 ,  G06F9/48 ,  G06F9/38

CPC classification number: G06F12/122 ,  G06F9/384 ,  G06F9/3851 ,  G06F9/3855 ,  G06F9/3859 ,  G06F9/4806 ,  G06F2212/62

Abstract: In one embodiment, a processor includes a frontend unit having an instruction decoder to receive and to decode instructions of a plurality of threads, an execution unit coupled to the instruction decoder to receive and execute the decoded instructions, and an instruction retirement unit having a retirement logic to receive the instructions from the execution unit and to retire the instructions associated with one or more of the threads that have an instruction or an event pending to be retired. The instruction retirement unit includes a thread arbitration logic to select one of the threads at a time and to dispatch the selected thread to the retirement logic for retirement processing.

公开(公告)号：US09715432B2

公开(公告)日：2017-07-25

申请号：US14581859

申请日：2014-12-23

Applicant: INTEL CORPORATION

Inventor： Ramon Matas ,  Roger Gramunt ,  Chung-Lun Chan ,  Benjamin C. Chaffin ,  Aditya Kesiraju ,  Jonathan C. Hall ,  Jesus Corbal

IPC: G06F11/14 ,  G06F9/38

CPC classification number: G06F11/141 ,  G06F9/30036 ,  G06F9/30072 ,  G06F9/38 ,  G06F9/3859 ,  G06F9/3865

Abstract: Exemplary aspects are directed toward resolving fault suppression in hardware, which at the same time does not incur a performance hit. For example, when multiple instructions are executing simultaneously, a mask can specify which elements need not be executed. If the mask is disabled, those elements do not need to be executed. A determination is then made as to whether a fault happens in one of the elements that have been disabled. If there is a fault in one of the elements that has been disabled, a state machine re-fetches the instructions in a special mode. More specifically, the state machine determines if the fault is on a disabled element, and if the fault is on a disabled element, then the state machine specifies that the fault should be ignored. If during the first execution there was no mask, if there is an error present during execution, then the element is re-run with the mask to see if the error is a “real” fault.