公开(公告)号：US10452557B2

公开(公告)日：2019-10-22

申请号：US15540042

申请日：2015-01-28

Applicant: Hitachi, Ltd.

Inventor： Hirotoshi Akaike ,  Norio Shimozono ,  Kazushi Nakagawa

IPC: G06F12/10 ,  G06F12/02 ,  G06F3/06

Abstract: The processor provides a host computer with a logical volume based on a physical storage device. Based on a command from the host computer, the control device writes, into a memory, address information that associates a logical address in the logical volume with a device address in the physical storage device. The control device receives a command from the host computer and if it is determined that the command is a read command, identifies a first logical address designated by the command and determines whether or not the first logical address is included in the address information. If the first address is included in the address information, the control device specifies a first device address corresponding to the first logical address, reads read data stored in an area indicated by the first device address, and transmits the read data to the host computer.

公开(公告)号：US08977781B1

公开(公告)日：2015-03-10

申请号：US14212395

申请日：2014-03-14

Applicant: Hitachi, Ltd.

Inventor： Nobuhiro Yokoi ,  Mutsumi Hosoya ,  Kazushi Nakagawa

IPC: G06F13/14 ,  G06F13/28

CPC classification number: G06F3/0655 ,  G06F3/0613 ,  G06F3/067 ,  G06F13/28

Abstract: A computer system includes a first storage control module and at least one server module. The first storage control module includes plural storage processors. Each server module includes a server processor and a server I/F connected to the server processor and at least two of the plurality of storage processors. The sever I/F of an issuance server which is any one of the at least one server module specifies the storage processor by referring to sorting information in which identification information of the issuance server of an I/O request issued by the server processor of the issuance server, identification information of a destination storage area of the I/O request, and identification information of the storage processor in charge of the destination storage area are correlated with each other, and sends a command based on the I/O request to the specified storage processor.

Abstract translation: 计算机系统包括第一存储控制模块和至少一个服务器模块。 第一存储控制模块包括多个存储处理器。 每个服务器模块包括服务器处理器和连接到服务器处理器的服务器I / F和多个存储处理器中的至少两个。 作为至少一个服务器模块中的任一个的发行服务器的服务器I / F通过参照其中由服务器处理器发出的I / O请求的发布服务器的识别信息的排序信息来指定存储处理器 发布服务器，I / O请求的目的地存储区域的识别信息和负责目的地存储区域的存储处理器的识别信息相互关联，并且将基于I / O请求的命令发送到 指定的存储处理器。

公开(公告)号：US11366695B2

公开(公告)日：2022-06-21

申请号：US16125145

申请日：2018-09-07

Applicant: HITACHI, LTD.

Inventor： Yoshifumi Fujikawa ,  Kazuhisa Fujimoto ,  Toshiyuki Aritsuka ,  Kazushi Nakagawa

IPC: G06F9/50 ,  H04L41/5054 ,  H04L47/78

Abstract: A charging assistant system that assists charging for use of an accelerator unit, which is one or more accelerators, includes an operation amount obtaining unit, an acceleration rate estimation unit, and a use fee determination unit. For each of one or more commands input into the accelerator unit, the operation amount obtaining unit obtains the amount of operation related to execution of the command from a response output from the accelerator unit for the command. For the one or more commands input into the accelerator unit, the acceleration rate estimation unit estimates an acceleration rate on the basis of command execution time that is time required for processing of the one or more commands, and one or more amounts of operation obtained for the one or more commands respectively. The use fee determination unit determines a use fee of the accelerator unit on the basis of the estimated acceleration rate.

公开(公告)号：US10795608B2

公开(公告)日：2020-10-06

申请号：US15761117

申请日：2016-02-19

Applicant: HITACHI, LTD.

Inventor： Hirotoshi Akaike ,  Kentaro Shimada ,  Kazushi Nakagawa

IPC: G06F3/06 ,  G06F13/10 ,  G06F9/54

Abstract: A memory stores: a communication driver that is a software program which runs in an operating system and communicates with a host; and a storage service program that is a software program which runs on the operating system and controls retention of data by a storage apparatus as a storage. The processor is capable of configuring a plurality of queue pairs which transmit information in inter-process communication between the communication driver and the storage service program, and the processor further configures command distribution information which associates a queue pair and a logical volume with each other, specifies a queue pair corresponding to a logical volume that is an access destination of a command requested by the host, and enqueues a command request of the command to the specified queue pair.

公开(公告)号：US20200265052A1

公开(公告)日：2020-08-20

申请号：US16549447

申请日：2019-08-23

Applicant: HITACHI, LTD.

Inventor： Yoshifumi Fujikawa ,  Toshiyuki Aritsuka ,  Satoru Watanabe ,  Kazushi Nakagawa ,  Kazuhisa Fujimoto ,  Masahiro Arai

IPC: G06F16/245 ,  G06F16/2453 ,  G06F16/22

Abstract: It is possible execute processing large-scale data and improve the processing efficiency while suppressing the complexity of a hardware circuit. A data processing device includes a processor and a FPGA connected to the processor. The processor is configured to acquire a query plan including target identification information identifying data to be processed and a processing detail for the data to be processed, generate, based on the query plan, a plurality of FPGA commands to process a plurality of row group data items constituting the data identified by the target identification information and to be processed, and transmit the FPGA commands to the FPGA. The FPGA is configured to execute processing on the row group data items based on the transmitted FPGA commands and return results of executing the processing to the processor.

公开(公告)号：US10936377B2

公开(公告)日：2021-03-02

申请号：US16333727

申请日：2017-02-28

Applicant: HITACHI, LTD.

Inventor： Toshiyuki Aritsuka ,  Kazushi Nakagawa ,  Kazuhisa Fujimoto

IPC: G06F9/46 ,  G06F9/50 ,  G06F16/27 ,  G06F1/28 ,  G06N3/04 ,  G06F11/20 ,  G06F16/335 ,  G06F16/2458

Abstract: The data processing times of data processing nodes are heterogeneous, and hence the execution time of a whole system is not optimized. A task is executed using a plurality of optimal computing devices by distributing a data amount of data to be processed with a processing command of the task for the plurality of optimal computing devices depending on a difference in computing power between the plurality of optimal computing devices, to thereby execute the task in a distributed manner using the plurality of optimal computing devices.

公开(公告)号：US11151141B2

公开(公告)日：2021-10-19

申请号：US16549447

申请日：2019-08-23

Applicant: HITACHI, LTD.

Inventor： Yoshifumi Fujikawa ,  Toshiyuki Aritsuka ,  Satoru Watanabe ,  Kazushi Nakagawa ,  Kazuhisa Fujimoto ,  Masahiro Arai

IPC: G06F16/245 ,  G06F16/22 ,  G06F16/2453

Abstract: It is possible execute processing large-scale data and improve the processing efficiency while suppressing the complexity of a hardware circuit. A data processing device includes a processor and a FPGA connected to the processor. The processor is configured to acquire a query plan including target identification information identifying data to be processed and a processing detail for the data to be processed, generate, based on the query plan, a plurality of FPGA commands to process a plurality of row group data items constituting the data identified by the target identification information and to be processed, and transmit the FPGA commands to the FPGA. The FPGA is configured to execute processing on the row group data items based on the transmitted FPGA commands and return results of executing the processing to the processor.

公开(公告)号：US11467908B2

公开(公告)日：2022-10-11

申请号：US16807724

申请日：2020-03-03

Applicant: HITACHI, LTD.

Inventor： Kazushi Nakagawa ,  Mitsuo Hayasaka ,  Yuto Kamo

IPC: G06F11/00 ,  G06F11/10 ,  G06F11/30 ,  G06F3/06

Abstract: A distributed storage places data units and parity units constituting a stripe formed by divided data into storage nodes in a distributed manner. In reference to determination formulas, either a full-stripe parity calculation method or an RPM parity calculation method is selected so as to minimize an amount of network traffic.

公开(公告)号：US20200285520A1

公开(公告)日：2020-09-10

申请号：US16552146

申请日：2019-08-27

Applicant: HITACHI, LTD.

Inventor： Kazushi Nakagawa ,  Yoshifumi Fujikawa ,  Satoru Watanabe ,  Toshiyuki Aritsuka

IPC: G06F9/50 ,  G06F9/48 ,  G06F9/38 ,  G06F16/2453 ,  G06F16/28

Abstract: Processing performance is improved through introduction of accelerators and availability of the system is enhanced during introduction of the accelerators. A worker node includes a processor such as CPU, an accelerator that executes accelerator processing on a command, and a software model that operates on the CPU and executes software model processing of the command. In the worker node, the CPU breaks down an accelerator operator included in a query plan into a plurality of accelerator commands, sends each of the accelerator commands to the accelerator or the software model, and switches the destination of the accelerator command from the accelerator to the software model when a switching condition for changing the processing component of the accelerator command is satisfied.

公开(公告)号：US10216448B2

公开(公告)日：2019-02-26

申请号：US15129480

申请日：2014-09-11

Applicant: HITACHI, LTD.

Inventor： Kazushi Nakagawa ,  Masanori Takada ,  Norio Simozono

IPC: G06F13/00 ,  G06F3/06

Abstract: The storage system has one or more storage drives, and one or more controllers for receiving processing requests from a superior device, wherein each of the one or more controllers has a processor for executing the processing request and an accelerator, and the accelerator has multiple internal data memories and an internal control memory, wherein if the processing request is a read I/O request, it stores a control information regarding the request to the internal control memory, and reads data being the target of the relevant request from at least one storage drive out of the multiple storage drives, which is temporarily stored in the one or more said internal data memories, and transferred sequentially in order from the internal data memory already storing data to the superior device.