INTEGRATED CIRCUITS WITH UNIVERSAL SERIAL BUS 2.0 AND EMBEDDED UNIVERSAL SERIAL BUS 2 CONNECTIVITY
    2.
    发明申请
    INTEGRATED CIRCUITS WITH UNIVERSAL SERIAL BUS 2.0 AND EMBEDDED UNIVERSAL SERIAL BUS 2 CONNECTIVITY 有权
    集成电路与通用串行总线2.0和嵌入式通用串行总线2连接

    公开(公告)号:US20160162430A1

    公开(公告)日:2016-06-09

    申请号:US14590780

    申请日:2015-01-06

    Abstract: An integrated circuit is provided. The integrated circuit includes a communication-mode determination circuitry configured to detect a signal level at one or both of a first data line and a second data line and to determine whether a communication mode of the first data line and the second data line is a first universal series bus (USB) communication mode or a second USB communication mode. The integrated circuit also includes a first transceiver circuitry configured to operate in one of multiple modes, based on the communication mode determined. The integrated circuit also includes a second transceiver circuitry configured to operate in one of multiple modes, based on the communication mode determined. A maximum signal level of the first USB communication mode is greater than a maximum signal level of the second USB communication mode.

    Abstract translation: 提供集成电路。 集成电路包括通信模式确定电路,其被配置为检测第一数据线和第二数据线中的一个或两个的信号电平,并且确定第一数据线和第二数据线的通信模式是否是第一数据线 通用串行总线(USB)通信模式或第二USB通信模式。 集成电路还包括基于所确定的通信模式而配置为以多种模式之一操作的第一收发器电路。 集成电路还包括被配置为基于所确定的通信模式在多种模式之一中操作的第二收发器电路。 所述第一USB通信模式的最大信号电平大于所述第二USB通信模式的最大信号电平。

    INTEGRATED SYSTEMS WITH UNIVERSAL SERIAL BUS 2.0 AND EMBEDDED UNIVERSAL SERIAL BUS 2 CONNECTIVITY
    3.
    发明申请
    INTEGRATED SYSTEMS WITH UNIVERSAL SERIAL BUS 2.0 AND EMBEDDED UNIVERSAL SERIAL BUS 2 CONNECTIVITY 有权
    集成系统与通用串行总线2.0和嵌入式通用串行总线2连接

    公开(公告)号:US20160162427A1

    公开(公告)日:2016-06-09

    申请号:US14645112

    申请日:2015-03-11

    CPC classification number: G06F13/387 G06F13/4282 G06F2213/0042

    Abstract: An integrated circuit is provided. The integrated circuit includes a mapping circuit configured to determine a state associated with a first universal series bus (USB) communication mode based on one or both of a signal level on a first data line and a signal level on a second data line. The integrated circuit also includes a line state converter circuit configured to generate a line state associated with a second USB communication mode based on the determined state and based on one or both of the signal level on the first data line and the signal level on the second data line.

    Abstract translation: 提供集成电路。 集成电路包括映射电路,其被配置为基于第一数据线上的信号电平和第二数据线上的信号电平中的一个或两个来确定与第一通用串行总线(USB)通信模式相关联的状态。 集成电路还包括线状态转换器电路,其被配置为基于所确定的状态并且基于第一数据线上的信号电平和第二数据线上的信号电平之一或两者来产生与第二USB通信模式相关联的线路状态 数据线。

Patent Agency Ranking