知搜-全球专利检索

  1. 登录
  2. 注册

搜索结果

8 条记录 (耗时 0.018 秒)

    Processing of ethernet packets at a programmable integrated circuit
    1.
    发明授权
    Processing of ethernet packets at a programmable integrated circuit 有权

    公开(公告)号：US11615051B2

    公开(公告)日：2023-03-28

    申请号：US17729336

    申请日：2022-04-26

    申请人： Achronix Semiconductor Corporation

    发明人： Kent Orthner ,  Travis Johnson ,  Quinn Jacobson ,  Sarma Jonnavithula

    IPC分类号： G06F15/78 ,  H04W88/08 ,  H04L47/41 ,  H04L47/30 ,  H04L47/722 ,  H04L49/351

    摘要： Methods, systems, and computer programs are presented for processing Ethernet packets at a Field Programmable Gate Array (FPGA). One programmable integrated circuit includes: an internal network on chip (iNOC) comprising rows and columns; clusters, coupled to the iNOC, comprising a network access point (NAP) and programmable logic; and an Ethernet controller coupled to the iNOC. When the controller operates in packet mode, each complete inbound Ethernet packet is sent from the controller to one of the NAPs via the iNOC, where two or more NAPs are configurable to receive the complete inbound Ethernet packets from the controller. The controller is configurable to operate in quad segment interface (QSI) mode where each complete inbound Ethernet packet is broken into segments, which are sent from the controller to different NAPs via the iNOC, where two or more NAPs are configurable to receive the complete inbound Ethernet packets from the controller.

    Processing of ethernet packets at a programmable integrated circuit
    2.
    发明授权
    Processing of ethernet packets at a programmable integrated circuit 有权

    公开(公告)号：US11341084B2

    公开(公告)日：2022-05-24

    申请号：US17168899

    申请日：2021-02-05

    申请人： Achronix Semiconductor Corporation

    发明人： Kent Orthner ,  Travis Johnson ,  Quinn Jacobson ,  Sarma Jonnavithula

    IPC分类号： H04L12/50 ,  G06F15/78 ,  H04W88/08 ,  H04L47/41 ,  H04L47/30 ,  H04L47/722 ,  H04L49/351

    摘要： Methods, systems, and computer programs are presented for processing Ethernet packets at a Field Programmable Gate Array (FPGA). One programmable integrated circuit includes: an internal network on chip (iNOC) comprising rows and columns, clusters, coupled to the iNOC, comprising a network access point (NAP) and programmable logic; and an Ethernet controller coupled to the iNOC. When the controller operates in packet mode, each complete inbound Ethernet packet is sent from the controller to one of the NAPs via the iNOC, where two or more NAPs are configurable to receive the complete inbound Ethernet packets from the controller. The controller is configurable to operate in quad segment interface (QSI) mode where each complete inbound Ethernet packet is broken into segments, which are sent from the controller to different NAPs via the iNOC, where two or more NAPs are configurable to receive the complete inbound Ethernet packets from the controller.

    PROCESSING OF ETHERNET PACKETS AT A PROGRAMMABLE INTEGRATED CIRCUIT
    3.
    发明申请
    PROCESSING OF ETHERNET PACKETS AT A PROGRAMMABLE INTEGRATED CIRCUIT 有权

    公开(公告)号：US20220253401A1

    公开(公告)日：2022-08-11

    申请号：US17729336

    申请日：2022-04-26

    申请人： Achronix Semiconductor Corporation

    发明人： Kent Orthner ,  Travis Johnson ,  Quinn Jacobson ,  Sarma Jonnavithula

    IPC分类号： G06F15/78 ,  H04W88/08 ,  H04L47/41 ,  H04L47/30 ,  H04L47/722 ,  H04L49/351

    摘要： Methods, systems, and computer programs are presented for processing Ethernet packets at a Field Programmable Gate Array (FPGA). One programmable integrated circuit includes: an internal network on chip (iNOC) comprising rows and columns; clusters, coupled to the iNOC, comprising a network access point (NAP) and programmable logic; and an Ethernet controller coupled to the iNOC. When the controller operates in packet mode, each complete inbound Ethernet packet is sent from the controller to one of the NAPs via the iNOC, where two or more NAPs are configurable to receive the complete inbound Ethernet packets from the controller. The controller is configurable to operate in quad segment interface (QSI) mode where each complete inbound Ethernet packet is broken into segments, which are sent from the controller to different NAPs via the iNOC, where two or more NAPs are configurable to receive the complete inbound Ethernet packets from the controller.

    Flexible routing of network data within a programmable integrated circuit
    5.
    发明授权
    Flexible routing of network data within a programmable integrated circuit 有权

    公开(公告)号：US10936525B2

    公开(公告)日：2021-03-02

    申请号：US16852967

    申请日：2020-04-20

    申请人： Achronix Semiconductor Corporation

    发明人： Kent Orthner ,  Travis Johnson ,  Quinn Jacobson ,  Sarma Jonnavithula

    IPC分类号： H03K19/177 ,  G06F13/40 ,  H03K19/17736

    摘要： Methods, systems, and computer programs are presented for distributing Ethernet packets at a Field Programmable Gate Array (FPGA). One programmable integrated circuit includes: an iNOC comprising iNOC rows and iNOC columns; a set of clusters coupled to the iNOC, each cluster comprising a vertical network access point (NAP) for iNOC column communications, a horizontal NAP for iNOC row communications, a valid signal, and programmable logic, where the vertical NAP is connected to the horizontal NAP when the valid signal is activated; and an Ethernet controller coupled to the iNOC, the Ethernet controller configurable to send Ethernet-packet segments to the vertical NAPs.

    On-chip network in programmable integrated circuit
    6.
    发明授权
    On-chip network in programmable integrated circuit 有权

    公开(公告)号：US10608640B1

    公开(公告)日：2020-03-31

    申请号：US16409146

    申请日：2019-05-10

    申请人： Achronix Semiconductor Corporation

    发明人： Kent Orthner ,  Travis Johnson ,  Sarma Jonnavithula

    IPC分类号： H03K19/177 ,  G06F13/20 ,  H03K19/17736 ,  H03K19/1776 ,  G06F13/42 ,  H03K19/17796 ,  H03K19/17728

    摘要： Methods, systems, and computer programs are presented for implementing a network on chip (NOC). One programmable integrated circuit comprises a plurality of clusters, an internal network on chip (iNOC), and an external network on chip (eNOC) outside the plurality of clusters. The plurality of clusters is disposed on a plurality of cluster rows and a plurality of cluster columns, each cluster comprising programmable logic. Further, the iNOC comprises iNOC rows and iNOC columns. Each iNOC row is configured for transporting data and comprising connections to clusters in a cluster row and the eNOC, and each iNOC column is configured for transporting data and comprising connections to clusters in a cluster column and the eNOC.

    PROCESSING OF ETHERNET PACKETS AT A PROGRAMMABLE INTEGRATED CIRCUIT
    7.
    发明申请
    PROCESSING OF ETHERNET PACKETS AT A PROGRAMMABLE INTEGRATED CIRCUIT 有权

    公开(公告)号：US20210182233A1

    公开(公告)日：2021-06-17

    申请号：US17168899

    申请日：2021-02-05

    申请人： Achronix Semiconductor Corporation

    发明人： Kent Orthner ,  Travis Johnson ,  Quinn Jacobson ,  Sarma Jonnavithula

    IPC分类号： G06F15/78 ,  H04W88/08 ,  H04L12/891 ,  H04L12/835 ,  H04L12/925 ,  H04L12/931

    摘要： Methods, systems, and computer programs are presented for processing Ethernet packets at a Field Programmable Gate Array (FPGA). One programmable integrated circuit includes: an internal network on chip (iNOC) comprising rows and columns, clusters, coupled to the iNOC, comprising a network access point (NAP) and programmable logic; and an Ethernet controller coupled to the iNOC. When the controller operates in packet mode, each complete inbound Ethernet packet is sent from the controller to one of the NAPs via the iNOC, where two or more NAPs are configurable to receive the complete inbound Ethernet packets from the controller. The controller is configurable to operate in quad segment interface (QSI) mode where each complete inbound Ethernet packet is broken into segments, which are sent from the controller to different NAPs via the iNOC, where two or more NAPs are configurable to receive the complete inbound Ethernet packets from the controller.

    Reconfigurable programmable integrated circuit with on-chip network
    8.
    发明授权
    Reconfigurable programmable integrated circuit with on-chip network 有权

    公开(公告)号：US10707875B1

    公开(公告)日：2020-07-07

    申请号：US16409191

    申请日：2019-05-10

    申请人： Achronix Semiconductor Corporation

    发明人： Kent Orthner ,  Travis Johnson ,  Sarma Jonnavithula

    IPC分类号： G06F13/20 ,  H03K19/17736 ,  H03K19/17756 ,  H03K19/1776 ,  G06F13/42 ,  G06F7/58

    摘要： Methods, systems, and computer programs are presented for routing packets on a network on chip (NOC) within a programmable integrated circuit. One programmable integrated circuit comprises a plurality of clusters disposed on a plurality of cluster rows and a plurality of cluster columns, an internal network on chip (iNOC) comprising iNOC rows and iNOC columns, an external network on chip (eNOC) connected to the iNOC rows and the iNOC columns, and a field programmable gate array Control Unit (FCU) for configuring programmable logic in the plurality of clusters based on a first configuration received by the FCU. The FCU is connected to the eNOC, where the FCU communicates with the plurality of clusters via the iNOC and the eNOC. The FCU is configured for receiving a second configuration from the programmable logic in the plurality of clusters for reconfiguring a component of the programmable integrated circuit.