知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

19 records (took 0.011 seconds)

    Frequency synthesizer using two phase locked loops
    1.
    发明申请
    Frequency synthesizer using two phase locked loops 有权
    频率合成器使用两个锁相环

    公开(公告)号：US20080197891A1

    公开(公告)日：2008-08-21

    申请号：US11902358

    申请日：2007-09-20

    Applicant: Joonbae Park ,  Kyeongho Lee ,  Yido Koo ,  Jeong-Woo Lee

    Inventor： Joonbae Park ,  Kyeongho Lee ,  Yido Koo ,  Jeong-Woo Lee

    IPC: H03L7/22 ,  H03B21/01

    CPC classification number: H03L7/23 ,  H03L7/183 ,  H03L7/1976

    Abstract: The application discloses system and method embodiments related to a frequency synthesizer. Embodiments of a frequency synthesizer can have a low phase noise and a narrow channel spacing. Embodiments of a frequency synthesizer can use two phase locked loops. One embodiment of a frequency synthesizer can include a reference frequency oscillator for outputting a signal having a reference frequency, an integer-N phase locked loop to generate a first output frequency signal based on the reference frequency signal, a fractional-N phase locked loop to generate a second output frequency based on the reference frequency signal and a circuit to generate an output frequency signal by combining the first output frequency and the second output frequency.

    Abstract translation: 本申请公开了与频率合成器相关的系统和方法实施例。 频率合成器的实施例可以具有低相位噪声和窄通道间隔。 频率合成器的实施例可以使用两个锁相环。 频率合成器的一个实施例可以包括：参考频率振荡器，用于输出具有参考频率的信号，整数N个锁相环，以基于参考频率信号产生第一输出频率信号;分数N相锁相环 基于参考频率信号产生第二输出频率，以及通过组合第一输出频率和第二输出频率来产生输出频率信号的电路。

    Integrated circuit package having inductance loop formed from a bridge interconnect
    2.
    发明授权
    Integrated circuit package having inductance loop formed from a bridge interconnect 有权
    集成电路封装，其具有由桥互连形成的电感环路

    公开(公告)号：US07071535B2

    公开(公告)日：2006-07-04

    申请号：US10927152

    申请日：2004-08-27

    Applicant: Yido Koo ,  Hyungki Huh ,  Kang Yoon Lee ,  Jeong-Woo Lee ,  Joonban Park ,  Kyeongho Lee

    Inventor： Yido Koo ,  Hyungki Huh ,  Kang Yoon Lee ,  Jeong-Woo Lee ,  Joonban Park ,  Kyeongho Lee

    IPC: H01L29/00 ,  H03B7/14

    CPC classification number: H01L23/642 ,  H01L23/645 ,  H01L24/48 ,  H01L24/49 ,  H01L2223/6611 ,  H01L2224/48091 ,  H01L2224/48247 ,  H01L2224/49113 ,  H01L2924/00014 ,  H01L2924/01005 ,  H01L2924/01006 ,  H01L2924/01019 ,  H01L2924/01033 ,  H01L2924/01082 ,  H01L2924/014 ,  H01L2924/14 ,  H01L2924/15192 ,  H01L2924/19041 ,  H01L2924/19042 ,  H01L2924/19043 ,  H01L2924/30105 ,  H01L2924/30107 ,  H03B5/1215 ,  H03B5/1228 ,  H03B5/1265 ,  H01L2224/45099 ,  H01L2224/05599

    Abstract: An integrated circuit package includes an inductance loop formed from a connection of lead wires and one or more input/output (I/O) package pins. In one embodiment, the inductance loop is formed from a first wire which connects a first bonding pad on the integrated circuit chip to a first I/O pin of the package and a second wire which connects a second bonding pad on the chip to a second I/O pin of the package. To complete the inductor loop, the first and second I/O pins are connected by a conductive bridge between the pins. The bridge may be formed by making the I/O pins have a unitary construction. In another embodiment, the bridge is formed by a metallization layer located either on the surface of the package substrate or within this substrate. The I/O pins are preferably ones which are adjacent one another; however, the loop may be formed from non-adjacent connections of I/O pins based, for example, on loop-length requirements, space considerations, and/or other design or functional factors. By forming the inductor loop within the limits of the integrated circuit package, a substantial reduction in space requirements is realized, which, in turn, promotes miniaturization. Also, the integrated circuit may be implemented in any one of a variety of systems, at least one parameter of which is controlled by the length of the inductor loop of the package.

    Abstract translation: 集成电路封装包括由引线和一个或多个输入/输出（I / O）封装引脚的连接形成的电感回路。 在一个实施例中，电感回路由将集成电路芯片上的第一接合焊盘连接到封装的第一I / O引脚的第一引线和将芯片上的第二接合焊盘连接到第二引线的第二引线形成 封装的I / O引脚。 为了完成电感环路，第一和第二I / O引脚通过引脚之间的导电桥连接。 可以通过使I / O引脚具有单一结构来形成桥。 在另一个实施例中，桥由位于封装衬底的表面上或在该衬底内的金属化层形成。 I / O引脚优选为彼此相邻的引脚; 然而，环路可以基于例如环路长度要求，空间考虑和/或其他设计或功能因素的I / O引脚的不相邻连接形成。 通过在集成电路封装的极限内形成电感器回路，实现了空间要求的显着降低，这反过来促进了小型化。 此外，集成电路可以在各种系统中的任何一个中实现，其中的至少一个参数由封装的电感器环的长度来控制。

    Radio frequency integrated circuit
    3.
    发明申请
    Radio frequency integrated circuit 有权
    射频集成电路

    公开(公告)号：US20080161073A1

    公开(公告)日：2008-07-03

    申请号：US11889355

    申请日：2007-08-10

    Applicant: Joonbae Park ,  Kyeongho Lee ,  Yido Koo ,  Jeong Woo Lee

    Inventor： Joonbae Park ,  Kyeongho Lee ,  Yido Koo ,  Jeong Woo Lee

    IPC: H04B1/38

    CPC classification number: H04B1/1607

    Abstract: Embodiments of an RFIC and methods for same and mobile terminals can internally reduce an input voltage to provide a prescribed voltage to a radio frequency transceiver. Embodiments of an RFIC can have a high efficiency and/or a low noise. In one embodiment, a device can include a PMIC and an RFIC. The RFIC can include an RF transceiver to carry out an RF transmission and an RF reception, a DC-DC converter to lower a voltage provided by the PMIC, and an LDO regulator to regulate the lowered voltage to a fixed voltage used by the RF transceiver.

    Abstract translation: RFIC的实施例和用于相同和移动终端的方法可以在内部减小输入电压以向射频收发器提供规定的电压。 RFIC的实施例可以具有高效率和/或低噪声。 在一个实施例中，设备可以包括PMIC和RFIC。 RFIC可以包括用于执行RF传输和RF接收的RF收发器，用于降低由PMIC提供的电压的DC-DC转换器和LDO调节器，以将降低的电压调节到由RF收发器使用的固定电压 。

    System and method for tuning a frequency generator using an LC oscillator
    5.
    发明申请
    System and method for tuning a frequency generator using an LC oscillator 有权

    公开(公告)号：US20060003720A1

    公开(公告)日：2006-01-05

    申请号：US11057414

    申请日：2005-02-15

    Applicant: Kang Lee ,  Yido Koo ,  Jeong-Woo Lee ,  Joonbae Park ,  Kyeongho Lee

    Inventor： Kang Lee ,  Yido Koo ,  Jeong-Woo Lee ,  Joonbae Park ,  Kyeongho Lee

    IPC: H04B1/40 ,  H04B1/06 ,  H04B7/00

    CPC classification number: H03L7/085 ,  H03L7/099 ,  H03L7/1976 ,  H03L7/199

    Abstract: An LC-VCO includes a multivibrator which outputs a frequency signal, a fine tuning circuit which tunes the frequency signal by a first amount, a coarse tuning circuit which tunes the frequency signal by a second amount, and a control circuit which controls the fine and coarse tuning circuits. The coarse tuning circuit is formed from one or more capacitive arrays and the fine tuning circuit is formed from one or more varactors. The capacitive arrays are preferably controlled by a digital signal, where each bit selectively couples a respective capacitor to the multivibrator. An analog signal controls the value of the varactors. The capacitive arrays and varactors charge and discharge an inducator in the multivibrator to tune the frequency signal. The VCO may be incorporated within a phase-locked loop, where the capacitors may be assigned different weight and/or redundancy values to tune an output frequency signal. In one embodiment, coarse tuning and lead-lag detection is performed more accurately to allow the size of the varactors to become significantly reduced compared with other circuits which have been proposed.

    Integrated circuit package having inductance loop formed from a bridge interconnect
    8.
    发明申请
    Integrated circuit package having inductance loop formed from a bridge interconnect 有权
    集成电路封装，其具有由桥互连形成的电感环路

    公开(公告)号：US20050045988A1

    公开(公告)日：2005-03-03

    申请号：US10927152

    申请日：2004-08-27

    Applicant: Yido Koo ,  Hyungki Huh ,  Kang Yoon Lee ,  Jeong-Woo Lee ,  Joonbae Park ,  Kyeongho Lee

    Inventor： Yido Koo ,  Hyungki Huh ,  Kang Yoon Lee ,  Jeong-Woo Lee ,  Joonbae Park ,  Kyeongho Lee

    IPC: H01L20060101 ,  H01L23/64 ,  H01L29/00 ,  H03B5/12

    CPC classification number: H01L23/642 ,  H01L23/645 ,  H01L24/48 ,  H01L24/49 ,  H01L2223/6611 ,  H01L2224/48091 ,  H01L2224/48247 ,  H01L2224/49113 ,  H01L2924/00014 ,  H01L2924/01005 ,  H01L2924/01006 ,  H01L2924/01019 ,  H01L2924/01033 ,  H01L2924/01082 ,  H01L2924/014 ,  H01L2924/14 ,  H01L2924/15192 ,  H01L2924/19041 ,  H01L2924/19042 ,  H01L2924/19043 ,  H01L2924/30105 ,  H01L2924/30107 ,  H03B5/1215 ,  H03B5/1228 ,  H03B5/1265 ,  H01L2224/45099 ,  H01L2224/05599

    Abstract: An integrated circuit package includes an inductance loop formed from a connection of lead wires and one or more input/output (I/O) package pins. In one embodiment, the inductance loop is formed from a first wire which connects a first bonding pad on the integrated circuit chip to a first I/O pin of the package and a second wire which connects a second bonding pad on the chip to a second I/O pin of the package. To complete the inductor loop, the first and second I/O pins are connected by a conductive bridge between the pins. The bridge may be formed by making the I/O pins have a unitary construction. In another embodiment, the bridge is formed by a metallization layer located either on the surface of the package substrate or within this substrate. The I/O pins are preferably ones which are adjacent one another; however, the loop may be formed from non-adjacent connections of I/O pins based, for example, on loop-length requirements, space considerations, and/or other design or functional factors. By forming the inductor loop within the limits of the integrated circuit package, a substantial reduction in space requirements is realized, which, in turn, promotes miniaturization. Also, the integrated circuit may be implemented in any one of a variety of systems, at least one parameter of which is controlled by the length of the inductor loop of the package.

    Abstract translation: 集成电路封装包括由引线和一个或多个输入/输出（I / O）封装引脚的连接形成的电感回路。 在一个实施例中，电感回路由将集成电路芯片上的第一接合焊盘连接到封装的第一I / O引脚的第一引线和将芯片上的第二接合焊盘连接到第二引线的第二引线形成 封装的I / O引脚。 为了完成电感环路，第一和第二I / O引脚通过引脚之间的导电桥连接。 可以通过使I / O引脚具有单一结构来形成桥。 在另一个实施例中，桥由位于封装衬底的表面上或在该衬底内的金属化层形成。 I / O引脚优选为彼此相邻的引脚; 然而，环路可以基于例如环路长度要求，空间考虑和/或其他设计或功能因素的I / O引脚的不相邻连接形成。 通过在集成电路封装的极限内形成电感器回路，实现了空间要求的显着降低，这反过来促进了小型化。 此外，集成电路可以在各种系统中的任何一个中实现，其中的至少一个参数由封装的电感器环的长度来控制。

    Radio frequency integrated circuit
    10.
    发明授权
    Radio frequency integrated circuit 有权
    射频集成电路

    公开(公告)号：US07945208B2

    公开(公告)日：2011-05-17

    申请号：US11889355

    申请日：2007-08-10

    Applicant: Joonbae Park ,  Kyeongho Lee ,  Yido Koo ,  Jeong Woo Lee

    Inventor： Joonbae Park ,  Kyeongho Lee ,  Yido Koo ,  Jeong Woo Lee

    IPC: H04W88/02

    CPC classification number: H04B1/1607

    Abstract: Embodiments of an RFIC and methods for same and mobile terminals can internally reduce an input voltage to provide a prescribed voltage to a radio frequency transceiver. Embodiments of an RFIC can have a high efficiency and/or a low noise. In one embodiment, a device can include a PMIC and an RFIC. The RFIC can include an RF transceiver to carry out an RF transmission and an RF reception, a DC-DC converter to lower a voltage provided by the PMIC, and an LDO regulator to regulate the lowered voltage to a fixed voltage used by the RF transceiver.

    Abstract translation: RFIC的实施例和用于相同和移动终端的方法可以在内部减小输入电压以向射频收发器提供规定的电压。 RFIC的实施例可以具有高效率和/或低噪声。 在一个实施例中，设备可以包括PMIC和RFIC。 RFIC可以包括用于执行RF传输和RF接收的RF收发器，用于降低由PMIC提供的电压的DC-DC转换器和LDO调节器，以将降低的电压调节到由RF收发器使用的固定电压 。

Patent Agency Ranking