-
公开(公告)号：US10482836B2
公开(公告)日：2019-11-19
申请号：US15515610
申请日：2016-09-27
Inventor： Xianyong Gao , Yihjen Hsu , Lijun Xiao , Shuai Hou , Bo Xu , Lisheng Liang , Siqing Fu , Fei Shang , Haijun Qiu
IPC: G09G3/36
Abstract: A gate driver, a configuration system, and configuration method thereof is provided. The gate driver is used for providing a gate drive signal for a TFT array substrate and comprises at least a drive capability detection module and a drive capability adjustment module. The configuration system is configured to configure the driving capabilities of a plurality of gate drivers and comprises a controller provided outside the plurality of gate drivers. The driving capability of the gate driver becomes adjustable and configurable. The well balance of the drive capabilities of the drive control signals received by the different TFT array regions driven by the plurality of gate drivers configured by the configuration system can avoid the occurrence of a splitting-screen phenomenon.
-
公开(公告)号：US20170270851A1
公开(公告)日：2017-09-21
申请号：US15503051
申请日：2016-08-04
Applicant: Boe Technology Group Co., Ltd.
Inventor： Guangliang Shang , Seungwoo Han , Zhihe Jin , Mingfu Han , Xing Yao , Haoling Zheng , Yunsil IM , Seungmin Lee , Haijun Qiu , Jungmok Jun , Xue Dong
IPC: G09G3/20
CPC classification number: G09G3/2092 , G09G3/3266 , G09G3/3677 , G09G2310/0286 , G09G2310/0289 , G09G2310/08 , G11C19/28
Abstract: A shift register is disclosed including an input module, an output module, a first reset module, a first pull-down module and a second pull-down module. The first pull-down module is configured to supply a reference signal to a first node and an output terminal in response to an active level of a first control signal. The second pull-down module is configured to supply the reference signal to the first node and the output terminal in response to an active level of a second control signal. The active levels of the first control signal and the second control signal occur alternately. Also disclosed are a gate driver circuit and a display apparatus.
-
公开(公告)号：US09761191B2
公开(公告)日：2017-09-12
申请号：US14800541
申请日：2015-07-15
Inventor： Yizhen Xu , Zhizhong Tu , Fei Shang , Haijun Qiu
IPC: G09G3/36 , G09G3/3266 , G09G3/3291
CPC classification number: G09G3/3648 , G09G3/3266 , G09G3/3291 , G09G2300/0426 , G09G2310/0289 , G09G2310/0291 , G09G2330/022
Abstract: A method for driving a display apparatus and a display apparatus are provided. With the method for driving a display apparatus according to the present disclosure, the gate driver circuit, the source driver circuit and the reference voltage generation circuit are controlled not to output any signal during an interval between display of two frames of pictures, so as to solve the problems that a gate driver circuit and a source driver circuit in the existing display apparatus have large power consumption, and operate at an excessive high temperature.
-
公开(公告)号：US09653578B2
公开(公告)日：2017-05-16
申请号：US14744838
申请日：2015-06-19
Inventor： Wu Wang , Haijun Qiu , Fei Shang , Guolei Wang
IPC: H01L29/78 , H01L29/66 , H01L27/12 , H01L29/786
CPC classification number: H01L29/66757 , H01L27/1225 , H01L29/66765 , H01L29/66969 , H01L29/78606 , H01L29/78618 , H01L29/78621 , H01L29/78669 , H01L29/7869 , H01L29/78696
Abstract: The present disclosure relates to the field of display technology, and provides a TFT, its manufacturing method and a display device. A first region of an active layer of the TFT corresponding to a gap between a source electrode and a drain electrode includes a metallic oxide semiconductor layer and a silicon semiconductor layer arranged on the metallic oxide semiconductor layer. The source electrode and the drain electrode are directly lapped onto the active layer.
-
-
-
Search Results
74
records
(took 0.016 seconds)
