SEMICONDUCTOR DEVICE
    12.
    发明申请
    SEMICONDUCTOR DEVICE 审中-公开
    半导体器件

    公开(公告)号:US20160275851A1

    公开(公告)日:2016-09-22

    申请号:US15065919

    申请日:2016-03-10

    Abstract: A semiconductor device includes a controller that monitors a first toggle rate of first data and determines a conversion mode for the first data, and a first toggle rate converter that converts the first data into second data having a second toggle rate different from the first toggle rate when the conversion mode is a first mode, and that converts the first data into third data having a third toggle rate different from the first and second toggle rates when the conversion mode is a second mode different from the first mode.

    Abstract translation: 半导体器件包括:控制器,其监测第一数据的第一触发率并确定第一数据的转换模式;以及第一触发率转换器,其将第一数据转换为具有与第一触发率不同的第二触发率的第二数据 当所述转换模式是第一模式时,并且当所述转换模式是与所述第一模式不同的第二模式时,将所述第一数据转换成具有与所述第一和第二触发率不同的第三触发率的第三数据。

    First-in first-out memory device and electronic apparatus having the same
    13.
    发明授权
    First-in first-out memory device and electronic apparatus having the same 有权
    先进先出的存储器件和具有其的电子设备

    公开(公告)号:US08904060B2

    公开(公告)日:2014-12-02

    申请号:US13771295

    申请日:2013-02-20

    CPC classification number: G06F5/14 G06F5/065

    Abstract: A first-in first-out (FIFO) memory device includes a main FIFO unit, an auxiliary FIFO unit and a control unit. The main FIFO unit includes first through N-th one-port memories, each of which including M entries, where N and M are integers greater than or equal to two. The auxiliary FIFO unit includes one dual-port memory having M entries. The control unit performs a write operation by receiving a write command and data and storing the data in one of the main FIFO unit and the auxiliary FIFO unit based on an operating mode, and performs a read operation by receiving a read command and reading the data from one of the main FIFO unit and the auxiliary FIFO unit based on the operating mode.

    Abstract translation: 先进先出(FIFO)存储器件包括主FIFO单元,辅助FIFO单元和控制单元。 主FIFO单元包括第一至第N个单端口存储器,每个存储器包括M个入口,其中N和M是大于或等于2的整数。 辅助FIFO单元包括一个具有M个条目的双端口存储器。 控制单元通过接收写入命令和数据并且基于操作模式将数据存储在主FIFO单元和辅助FIFO单元之一中来执行写入操作,并且通过接收读取命令并读取数据来执行读取操作 基于操作模式从主FIFO单元和辅助FIFO单元之一。

Patent Agency Ranking