知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

19 records (took 0.016 seconds)

    Performing Image Rejection On Bandpass Signals
    13.
    发明申请
    Performing Image Rejection On Bandpass Signals 有权
    在带通信号上执行图像抑制

    公开(公告)号：US20140376651A1

    公开(公告)日：2014-12-25

    申请号：US13921375

    申请日：2013-06-19

    Applicant: Silicon Laboratories Inc.

    Inventor： John Khoury ,  Yan Zhou

    IPC: H03D1/04

    CPC classification number: H03D1/04 ,  H03D7/165 ,  H03D7/18

    Abstract: An image rejection (IR) circuit is configured to receive a complex signal from a radio frequency (RF) mixer, where the complex signal includes an in-phase signal portion and a quadrature signal portion. This IR circuit may include: an in-phase path to remove first mismatch information from the in-phase signal portion and associated with at least one in-phase multi-tap filter; a quadrature path to remove second mismatch information from the quadrature signal portion and associated with at least one quadrature multi-tap filter; and a correlation unit to independently update each of the multiple taps of the in-phase multi-tap filter and the quadrature multi-tap filter according to a priority scheme.

    Abstract translation: 图像抑制（IR）电路被配置为从射频（RF）混合器接收复信号，其中复信号包括同相信号部分和正交信号部分。 该IR电路可以包括：同相路径，用于从同相信号部分去除与至少一个同相多抽头滤波器相关联的第一失配信息; 从正交信号部分去除第二不匹配信息并与至少一个正交多抽头滤波器相关联的正交路径; 以及相关单元，用于根据优先级方案独立地更新同相多抽头滤波器和正交多抽头滤波器的多个抽头中的每个抽头。

    Synchronization of Receiver and Transmitter Local Oscillators for Ranging Applications
    15.
    发明公开
    Synchronization of Receiver and Transmitter Local Oscillators for Ranging Applications 审中-公开

    公开(公告)号：US20230189197A1

    公开(公告)日：2023-06-15

    申请号：US17550417

    申请日：2021-12-14

    Applicant: Silicon Laboratories Inc.

    Inventor： Rangakrishnan Srinivasan ,  John Khoury

    IPC: H04W64/00 ,  H04L7/033

    CPC classification number: H04W64/00 ,  H04L7/033

    Abstract: A system and method for accurately determining a distance between two network devices using a Channel Sounding application is disclosed. The network devices each guarantee a fixed phase relationship between the transmit circuit and the receive circuit. In one embodiment, this is achieved by disposing the divider outside the phase locked loop and using the output of the divider to create the clocks for both the transmit circuit and receive circuit. In another embodiment, one or more dividers are disposed outside the phase locked loop, each having a reset, such that they can be initialized to a predetermined state. Further, by utilizing a divider with a reset, the quadrature signal generator is guaranteed to output clocks for the transmit circuit and the receive circuit that have a constant phase relationship.

    Background Calibration of Time-Interleaved Analog-to-Digital Converters
    16.
    发明申请
    Background Calibration of Time-Interleaved Analog-to-Digital Converters 有权
    时间交错模数转换器的背景校准

    公开(公告)号：US20160149582A1

    公开(公告)日：2016-05-26

    申请号：US14554790

    申请日：2014-11-26

    Applicant: Silicon Laboratories Inc.

    Inventor： Kareem A. Ragab ,  John Khoury

    IPC: H03M1/10 ,  H03M1/12 ,  H03M1/06

    CPC classification number: H03M1/1023 ,  H03M1/00 ,  H03M1/0626 ,  H03M1/0695 ,  H03M1/1004 ,  H03M1/1028 ,  H03M1/12 ,  H03M1/121 ,  H03M1/1215 ,  H03M1/124 ,  H03M2201/4233

    Abstract: A robust and fast background calibration technique for correction of time-interleaved ADC offset, gain, bandwidth, and timing mismatches is proposed. The technique combines the use of a calibration signal and a reference ADC. The calibration signal enhances robustness and makes the technique independent of the input signal's statistics. The reference ADC speeds up convergence and enables the use of a small amplitude calibration signal that does not significantly reduce the input signal dynamic range. The calibration signal can be subtracted or filtered from the ADC output and is therefore invisible to the ADC user.

    Abstract translation: 提出了用于校正时间交织的ADC偏移，增益，带宽和时序不匹配的鲁棒且快速的背景校准技术。 该技术结合使用校准信号和参考ADC。 校准信号增强了鲁棒性，使得该技术独立于输入信号的统计。 参考ADC可以加快收敛速度​​，并且可以使用不会显着降低输入信号动态范围的小幅度校准信号。 校准信号可以从ADC输出中减去或滤波，因此ADC用户不可见。

    Performing image rejection on bandpass signals
    18.
    发明授权
    Performing image rejection on bandpass signals 有权
    对带通信号进行镜像抑制

    公开(公告)号：US09036740B2

    公开(公告)日：2015-05-19

    申请号：US13921375

    申请日：2013-06-19

    Applicant: Silicon Laboratories Inc.

    Inventor： John Khoury ,  Yan Zhou

    IPC: H04L27/22 ,  H03D1/04

    CPC classification number: H03D1/04 ,  H03D7/165 ,  H03D7/18

    Abstract: An image rejection (IR) circuit is configured to receive a complex signal from a radio frequency (RF) mixer, where the complex signal includes an in-phase signal portion and a quadrature signal portion. This IR circuit may include: an in-phase path to remove first mismatch information from the in-phase signal portion and associated with at least one in-phase multi-tap filter; a quadrature path to remove second mismatch information from the quadrature signal portion and associated with at least one quadrature multi-tap filter; and a correlation unit to independently update each of the multiple taps of the in-phase multi-tap filter and the quadrature multi-tap filter according to a priority scheme.

    Abstract translation: 图像抑制（IR）电路被配置为从射频（RF）混合器接收复信号，其中复信号包括同相信号部分和正交信号部分。 该IR电路可以包括：同相路径，用于从同相信号部分去除与至少一个同相多抽头滤波器相关联的第一失配信息; 从正交信号部分去除第二不匹配信息并与至少一个正交多抽头滤波器相关联的正交路径; 以及相关单元，用于根据优先级方案独立地更新同相多抽头滤波器和正交多抽头滤波器的多个抽头中的每个抽头。

Patent Agency Ranking