知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

50 records (took 0.026 seconds)

    METHODS AND APPARATUS FOR COMPACTLY DESCRIBING LIFTED LOW-DENSITY PARITY-CHECK (LDPC) CODES
    11.
    发明申请
    METHODS AND APPARATUS FOR COMPACTLY DESCRIBING LIFTED LOW-DENSITY PARITY-CHECK (LDPC) CODES 审中-公开

    公开(公告)号：US20200052817A1

    公开(公告)日：2020-02-13

    申请号：US16655850

    申请日：2019-10-17

    Applicant: QUALCOMM Incorporated

    Inventor： Shrinivas KUDEKAR ,  Thomas Joseph RICHARDSON

    IPC: H04L1/00 ,  H03M13/00 ,  H03M13/03 ,  H03M13/11 ,  H04L1/18

    Abstract: Certain aspects of the present disclosure generally relate to techniques for compactly describing lifted low-density parity-check (LDPC) codes. A method by a transmitting device generally includes selecting a first lifting size value and a first set of lifting values; generating a first lifted LDPC code by applying the first set of lifting values to interconnect edges in copies of a parity check matrix (PCM) having a first number of variable nodes and a second number of check nodes; determining a second set of lifting values for generating a second lifted LDPC code for a second lifting size value based on the first lifted PCM and the first set of lifting values; encoding a set of information bits based the first lifted LDPC code or the second lifted LDPC code to produce a code word; and transmitting the code word.

    MOVING ANCHOR NODES FOR POSITIONING OPERATIONS
    15.
    发明公开
    MOVING ANCHOR NODES FOR POSITIONING OPERATIONS 审中-公开

    公开(公告)号：US20240179665A1

    公开(公告)日：2024-05-30

    申请号：US18059913

    申请日：2022-11-29

    Applicant: QUALCOMM Incorporated

    Inventor： Sony AKKARAKARAN ,  Tao LUO ,  Junyi LI ,  Jingchao BAO ,  Thomas Joseph RICHARDSON ,  Juan MONTOJO ,  Wanshi CHEN

    IPC: H04W64/00 ,  G01S5/02

    CPC classification number: H04W64/00 ,  G01S5/0284

    Abstract: Disclosed are techniques for wireless communication. In an aspect, one or more processing devices may identify a set of candidate anchor nodes based on a target node. The one or more processing devices may identify a set of candidate anchor locations based on location information of the target node, location information of the set of candidate anchor nodes, mobility capabilities of the set of candidate anchor nodes, or a combination thereof. The one or more processing devices may instruct at least a subset of the set of candidate anchor nodes to move based on the set of candidate anchor locations. The one or more processing devices may configure the set of candidate anchor nodes and the target node to engage in positioning operations at a positioning time to determine a position estimation of the target node.

    MUTUAL INFORMATION BASED CHANNEL DECODER POWER SAVINGS
    16.
    发明公开
    MUTUAL INFORMATION BASED CHANNEL DECODER POWER SAVINGS 审中-公开

    公开(公告)号：US20240031055A1

    公开(公告)日：2024-01-25

    申请号：US17813574

    申请日：2022-07-19

    Applicant: QUALCOMM Incorporated

    Inventor： Shay LANDIS ,  Assaf TOUBOUL ,  Thomas Joseph RICHARDSON

    IPC: H04L1/00 ,  H04L1/24

    CPC classification number: H04L1/0007 ,  H04L1/0003 ,  H04L1/0009 ,  H04L1/246

    Abstract: A receiving device may identify a mutual information associated with a code block. The receiving device may identify whether the code block is decodable based on the mutual information. The receiving device may skip decoding the code block if the code block is identified as being not decodable. The receiving device may decode the code block if the code block is identified as being decodable. The code block may be identified as being not decodable if the mutual information is less than a second threshold. The code block may be identified as being decodable if the mutual information is greater than the second threshold. The receiving device may identify the second threshold based on an MCS associated with the code block or a code block length of the code block.

    ENHANCED PUNCTURING AND LOW-DENSITY PARITY-CHECK (LDPC) CODE STRUCTURE
    17.
    发明申请
    ENHANCED PUNCTURING AND LOW-DENSITY PARITY-CHECK (LDPC) CODE STRUCTURE 审中-公开

    公开(公告)号：US20190356337A1

    公开(公告)日：2019-11-21

    申请号：US16525307

    申请日：2019-07-29

    Applicant: QUALCOMM Incorporated

    Inventor： Thomas Joseph RICHARDSON ,  Shrinivas KUDEKAR

    IPC: H03M13/11 ,  H03M13/00 ,  H03M13/03

    Abstract: Certain aspects of the present disclosure generally relate to techniques for enhanced puncturing and low-density parity-check (LDPC) code structure. A method for wireless communications by a transmitting device is provided. The method generally includes encoding a set of information bits based on a LDPC code to produce a code word, the LDPC code defined by a base matrix having a first number of variable nodes and a second number of check nodes; puncturing the code word according to a puncturing pattern designed to puncture bits corresponding to at least two of the variable nodes to produce a punctured code word; adding at least one additional parity bit for the at least two punctured variable nodes; and transmitting the punctured code word.

    ENHANCED POLAR CODE CONSTRUCTIONS BY STRATEGIC PLACEMENT OF CRC BITS
    18.
    发明申请
    ENHANCED POLAR CODE CONSTRUCTIONS BY STRATEGIC PLACEMENT OF CRC BITS 审中-公开

    公开(公告)号：US20190280817A1

    公开(公告)日：2019-09-12

    申请号：US16422677

    申请日：2019-05-24

    Applicant: QUALCOMM Incorporated

    Inventor： Shrinivas KUDEKAR ,  Thomas Joseph RICHARDSON

    IPC: H04L1/00 ,  H03M13/39 ,  H03M13/13 ,  H03M13/09 ,  H03M13/00 ,  H03M13/37

    Abstract: Certain aspects of the present disclosure relate to techniques and apparatus for improving decoding latency and performance of Polar codes. An exemplary method generally includes generating a codeword by encoding information bits, using a multi-dimensional interpretation of a polar code of length N, determining, based on one or more criteria, a plurality of locations within the codeword to insert error correction codes generating the error correction codes based on corresponding portions of the information bits, inserting the error correction codes at the determined plurality of locations, and transmitting the codeword. Other aspects, embodiments, and features are also claimed and described.

    ADJUSTED MIN-SUM DECODER
    20.
    发明申请
    ADJUSTED MIN-SUM DECODER 有权

    公开(公告)号：US20180109269A1

    公开(公告)日：2018-04-19

    申请号：US15782807

    申请日：2017-10-12

    Applicant: QUALCOMM Incorporated

    Inventor： Thomas Joseph RICHARDSON ,  Shrinivas KUDEKAR ,  Vincent LONCKE

    IPC: H03M13/11 ,  H04W24/08 ,  H03M13/00

    Abstract: Certain aspects of the present disclosure generally relate to techniques for efficient, high-performance decoding of low-density parity check (LDPC) codes, for example, by using an adjusted minimum-sum (AdjMS) algorithm, which involves approximating an update function and determining magnitudes of outgoing log likelihood ratios (LLRs). Similar techniques may also be used for decoding turbo codes. Other aspects, embodiments, and features (such as encoding technique) are also claimed and described.

Patent Agency Ranking