-
公开(公告)号:US20190179229A1
公开(公告)日:2019-06-13
申请号:US16101609
申请日:2018-08-13
Inventor: Chunlong YAN , Long ZHEN , Qiang LI , Delong WANG , Zecheng LI
Abstract: A mask, a device and method for exposure are provided. The mask of the present disclosure includes: a first transparent region configured to allow light of a first wavelength to pass therethrough and filter out light of a second wavelength; and a second transparent region configured to allow the light of the second wavelength to pass therethrough, wherein the light of the second wavelength is light for exposure.
-
162.
公开(公告)号:US20190170918A1
公开(公告)日:2019-06-06
申请号:US16142326
申请日:2018-09-26
Inventor: Yun QIAO , Zhengkui WANG , Lele CONG , Han ZHANG , Zhen WANG , Wenwen QIN , Jianjun ZHANG , Wei LI , Xuelu WANG , Yanqing CHEN , Jianyun XIE , Cheng LI , Jian SUN
Abstract: An irregular shaped display panel, a method and a device for manufacturing the irregular shaped display panel, and a display device are provided. The irregular shaped display panel includes a display area and a non-display area surrounding the display area. The method for manufacturing an irregular shaped display panel includes: determining, based on an irregular shaped region on the display panel, boundary pixel units located on a boundary of the irregular shaped region; dividing each boundary pixel unit into at least two pixel division units such that each pixel division unit comprises parts of all sub-pixels of the boundary pixel unit; and determining whether a ratio of an area of each pixel division unit outside the display area to an area of the entire pixel division unit reaches a preset value; if yes, performing a shading process on the pixel division unit.
-
公开(公告)号:US20190165317A1
公开(公告)日:2019-05-30
申请号:US15984296
申请日:2018-05-18
Inventor: Weilin Lai , Yan Fan , Chenxi Lv
CPC classification number: H01L51/5265 , H01L27/3211 , H01L27/3248 , H01L27/3258 , H01L27/3276 , H01L51/5203 , H01L51/5212 , H01L51/5218 , H01L51/5221 , H01L51/5234 , H01L51/5271 , H01L51/56 , H01L2227/323 , H01L2251/5315 , H01L2251/558
Abstract: The present disclosure provides a display unit and a method for manufacturing the display unit, and an array substrate. The display unit includes a first electrode; a second electrode opposite to the first electrode; and a passivation layer, an auxiliary electrode and a light emitting functional layer between the first electrode and the second electrode, the passivation layer, the auxiliary electrode and the light emitting functional layer being disposed from the first electrode to the second electrode in sequence. The first electrode is electrically connected to the auxiliary electrode. One of the first electrode and the second electrode is transflective while the other one of the first electrode and the second electrode is transflective or reflective, and a first cavity is formed between the first electrode and the second electrode.
-
164.
公开(公告)号:US20190165082A1
公开(公告)日:2019-05-30
申请号:US15970996
申请日:2018-05-04
Inventor: Liman PENG , Qi LIU , Jin YANG , Zihua LI , Yan WU , Guoping ZHANG , Haifeng XU , Wenxiu LI , Lei WANG , Jianqiang WANG , Fan YANG
Abstract: The present disclosure discloses a backplane for an organic light emitting display device, a method for fabricating the same, and an organic light emitting display apparatus. The backplane includes a substrate on which a wiring structure and a thin film transistor are provided, wherein the wiring structure includes an initializing voltage input line which is provided in the same layer and made of the same material as electrodes of the thin film transistor.
-
公开(公告)号:US20190165001A1
公开(公告)日:2019-05-30
申请号:US16011901
申请日:2018-06-19
Inventor: Lei Yao , Dawei Shi , Wentao Wang , Lu Yang , Haifeng Xu , Lei Yan , Jinfeng Wang , Xiaowen Si , Fang Yan , Jinjin Xue , Lin Hou , Zhixuan Guo , Yuanbo Li , Xiaofang Li
IPC: H01L27/12 , H01L29/423 , H01L29/417 , G02F1/1368
Abstract: An array substrate, a method of manufacturing the same, and a display panel are provided, the array substrate includes a base substrate, and a pixel unit on the base substrate; and a reflective layer disposed on the base substrate and located in a portion of a region of the pixel unit, a surface of the reflective layer facing away from the base substrate includes a rugged structure.
-
公开(公告)号:US20190131561A1
公开(公告)日:2019-05-02
申请号:US16054550
申请日:2018-08-03
Inventor: Xiaojin ZHANG , Lei CHEN , Dini XIE , Dan WANG
Abstract: The present disclosure provides an organic light emitting diode (OLED) device and a method for manufacturing the same, an OLED display substrate and an OLED display device. The OLED device of the present disclosure comprises a substrate, and a first electrode, a light emitting layer and a second electrode arranged on the substrate, wherein the light emitting layer comprises fibers of p-phenylene based polymer as a host material, and the fibers of p-phenylene based polymer are arranged in a first orientation; and wherein the light emitted by the fibers of p-phenylene based polymer arranged in the first orientation is linearly polarized light in a first direction. The OLED device of the present disclosure can simultaneously ensure a good contrast, brightness and light transmittance.
-
公开(公告)号:US20190128609A1
公开(公告)日:2019-05-02
申请号:US16059653
申请日:2018-08-09
Abstract: Embodiments of the present disclosure provide a sintering device and a sintering method thereof. The sintering device includes: a housing, defining a chamber; and at least one first heating mechanism and at least one second heating mechanism, disposed in the chamber, wherein the at least one first heating mechanism and the at least one second heating mechanism provide different heating temperatures for a workpiece to be processed.
-
168.
公开(公告)号:US20190114460A1
公开(公告)日:2019-04-18
申请号:US16034860
申请日:2018-07-13
Inventor: Jianchao ZHU , Hao ZHANG
CPC classification number: G06K9/00013 , G06F3/0412 , G06T7/42
Abstract: A surface texture identification display device and a surface texture identification method are provided. The surface texture identification method has a first surface for being contacted with a textured surface. The surface texture identification display device includes: an opaque backplane; a plurality of electroluminescent pixel units, located between the opaque backplane and the first surface and arranged in a plurality of rows extending in a first direction and a plurality of columns extending in a second direction; an image sensor located on a side of the opaque backplane away from the first surface; and a plurality of imaging pinholes, passing through the opaque backplane and configured to image the textured surface onto the image sensor. In a plan view of the surface texture identification display device, the plurality of pixel units and the plurality of imaging pinholes are located within an effective display region.
-
公开(公告)号:US10260144B2
公开(公告)日:2019-04-16
申请号:US15131496
申请日:2016-04-18
Inventor: Fengwei Pei , Ziyi Zhao
Abstract: An evaporation crucible and an evaporation device are provided. The evaporation crucible includes a crucible body and a plurality of nozzles connected to the crucible body, wherein at least one of the nozzles is provided with a nozzle heating structure at a periphery thereof. The evaporation device includes the above-mentioned evaporation crucible.
-
170.
公开(公告)号:US20190073948A1
公开(公告)日:2019-03-07
申请号:US15772422
申请日:2017-09-21
Inventor: Bo WANG
IPC: G09G3/3225 , G09G3/36 , G11C19/28
CPC classification number: G09G3/3225 , G09G3/3266 , G09G3/3648 , G09G2310/0286 , G11C19/28
Abstract: A shift register unit and a drive method thereof, a gate drive circuit, and a display device are disclosed. The shift register unit includes a shift resister circuit which delays a phase of an input signal from an input terminal to output a first output signal from a first output terminal and an inverting circuit which generates an inverting signal having an inverted voltage with respect to the first output signal and output it from a second output terminal. The shift resister circuit includes a first input circuit configured to control a voltage of a first node, a second input circuit configured to control a voltage of a second node, a latch circuit configured to latch the voltage of the first node and that of the second node as being inverted, and a first output circuit configured to selectively output the second clock signal or a first voltage.
-
-
-
-
-
-
-
-
-