Overlay and semiconductor process control using a wafer geometry metric

    公开(公告)号:US10249523B2

    公开(公告)日:2019-04-02

    申请号:US15135022

    申请日:2016-04-21

    Abstract: The present invention may include acquiring a wafer shape value at a plurality of points of a wafer surface at a first and second process level, generating a wafer shape change value at each of the points, generating a set of slope of shape change values at each of the points, calculating a set of process tool correctables utilizing the generated set of slope of shape change values, generating a set of slope shape change residuals (SSCRs) by calculating a slope of shape change residual value at each of the points utilizing the set of process tool correctables, defining a plurality of metric analysis regions distributed across the surface, and then generating one or more residual slope shape change metrics for each metric analysis region based on one or more SSCRs within each metric analysis region.

    Overlay and Semiconductor Process Control Using a Wafer Geometry Metric
    4.
    发明申请
    Overlay and Semiconductor Process Control Using a Wafer Geometry Metric 审中-公开
    使用晶圆几何度量的叠加和半导体工艺控制

    公开(公告)号:US20160372353A1

    公开(公告)日:2016-12-22

    申请号:US15135022

    申请日:2016-04-21

    Abstract: The present invention may include acquiring a wafer shape value at a plurality of points of a wafer surface at a first and second process level, generating a wafer shape change value at each of the points, generating a set of slope of shape change values at each of the points, calculating a set of process tool correctables utilizing the generated set of slope of shape change values, generating a set of slope shape change residuals (SSCRs) by calculating a slope of shape change residual value at each of the points utilizing the set of process tool correctables, defining a plurality of metric analysis regions distributed across the surface, and then generating one or more residual slope shape change metrics for each metric analysis region based on one or more SSCRs within each metric analysis region.

    Abstract translation: 本发明可以包括在第一和第二处理水平的晶片表面的多个点处获取晶片形状值,在每个点产生晶片形状变化值,在每个点产生一组形状变化值的斜率 使用所生成的形状变化值的斜率来计算一组处理工具可校正性,通过使用该集合计算每个点处的形状变化残差值的斜率,生成一组斜率变化残差(SSCR) 定义过程表面上分布的多个度量分析区域,然后基于每个度量分析区域内的一个或多个SSCR,为每个度量分析区域生成一个或多个残留斜率形状变化度量。

Patent Agency Ranking