Invention Grant
US08198914B2 Apparatus and methods for adjusting performance of programmable logic devices
有权
用于调节可编程逻辑器件性能的装置和方法
- Patent Title: Apparatus and methods for adjusting performance of programmable logic devices
- Patent Title (中): 用于调节可编程逻辑器件性能的装置和方法
-
Application No.: US13098450Application Date: 2011-04-30
-
Publication No.: US08198914B2Publication Date: 2012-06-12
- Inventor: Andy L. Lee , Christopher F. Lane , Ketan H. Zaveri , Richard G. Cliff , Cameron R. McClintock , Srinivas T. Reddy , David Lewis
- Applicant: Andy L. Lee , Christopher F. Lane , Ketan H. Zaveri , Richard G. Cliff , Cameron R. McClintock , Srinivas T. Reddy , David Lewis
- Applicant Address: US CA San Jose
- Assignee: Altera Corporation
- Current Assignee: Altera Corporation
- Current Assignee Address: US CA San Jose
- Agency: Law Offices of Maximilian R. Peterson
- Main IPC: H01L25/00
- IPC: H01L25/00
Abstract:
A programmable logic device (PLD) includes at least two regions. Each region includes electrical circuitry that has a set of transistors. Each of the two regions has a corresponding fixed transistor threshold voltage, a corresponding fixed transistor body bias, and a corresponding fixed supply voltage.
Public/Granted literature
- US20110204919A1 Apparatus and methods for adjusting performance of programmable logic devices Public/Granted day:2011-08-25
Information query
IPC分类:
