Invention Grant
US07381989B2 Semiconductor device including upper and lower transistors and interconnection between upper and lower transistors 有权
包括上和下晶体管的半导体器件和上和下晶体管之间的互连

Semiconductor device including upper and lower transistors and interconnection between upper and lower transistors
Abstract:
A stacked semiconductor device comprises a lower transistor formed on a semiconductor substrate, a lower interlevel insulation film formed on the semiconductor substrate over the lower transistor, an upper transistor formed on the lower interlayer insulation film over the lower transistor, and an upper interlevel insulation film formed on the lower interlevel insulation film over the upper transistor. The stacked semiconductor device further comprises a contact plug connected between a drain or source region of the lower transistor and a source or drain region of the upper transistor, and an extension layer connected to a lateral face of the source or drain region of the upper transistor to enlarge an area of contact between the source or drain region of the upper transistor and a side of the contact plug.
Public/Granted literature
Information query
Patent Agency Ranking
0/0