Invention Application
- Patent Title: TRANSISTOR WITH SOURCE FIELD PLATES AND NON-OVERLAPPING GATE RUNNER LAYERS
-
Application No.: US17153976Application Date: 2021-01-21
-
Publication No.: US20210143258A1Publication Date: 2021-05-13
- Inventor: Hiroyuki Tomomatsu , Sameer Pendharkar , Hiroshi Yamasaki
- Applicant: TEXAS INSTRUMENTS INCORPORATED
- Applicant Address: US TX Dallas
- Assignee: TEXAS INSTRUMENTS INCORPORATED
- Current Assignee: TEXAS INSTRUMENTS INCORPORATED
- Current Assignee Address: US TX Dallas
- Main IPC: H01L29/40
- IPC: H01L29/40 ; H01L29/778 ; H01L29/423 ; H01L23/482

Abstract:
A transistor device includes a field plate that extends from a source runner layer and/or a source contact layer. The field plate can be coplanar with and/or below a gate runner layer. The gate runner layer is routed away from a region directly above the gate metal layer by a gate bridge, such that the field plate can extend directly above the gate metal layer without being interfered by the gate runner layer. Coplanar with the source runner layer or the source contact layer, the field plate is positioned close to the channel region, which helps reduce its parasitic capacitance. By vertically overlapping the metal gate layer and the field plate, the disclosed HEMT device may achieve significant size efficiency without additional routings.
Public/Granted literature
- US11355597B2 Transistor with source field plates and non-overlapping gate runner layers Public/Granted day:2022-06-07
Information query
IPC分类: